BGA7350

50 MHz to 250 MHz high linearity Si variable gain amplifier; 24 dB gain range

Rev. 1 — 21 December 2011 Product data sheet

1. Product profile

1.1 General description

The BGA7350 MMIC is a dual independently digitally controlled IF Variable Gain Amplifier (VGA) operating from 50 MHz to 250 MHz. Each IF VGA amplifies with a gain range of 24 dB and at its maximum gain setting delivers 17 dBm output power at 1 dB gain compression and a superior linear performance.

The BGA7350 Dual IF VGA is optimized for a differential gain error of less than ±0.1 dB for accurate gain control and has a total integrated gain error of less than ±0.4 dB.

The gain controls of each amplifier are separate digital gain-control word, which is provided externally through two sets of 5 bits.

The BGA7350 is housed in a 32 pins 5 mm × 5 mm leadless HVQFN32 package.

1.2 Features and benefits

- Dual independent digitally controlled 24 dB gain range VGAs, with 5-bit control interface
- 50 MHz to 250 MHz frequency operating range
- Gain step size: 1 dB ± 0.1 dB
- 18.5 dB power gain
- Fast gain stage switching capability
- 17 dBm output power at 1 dB gain compression
- 5 V single supply operation with power-down control
- Logic-level shutdown control pin reduces supply current
- Excellent ESD protection at all pins
- Moisture sensitivity level 2
- Unconditionally stable
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

- Compatible with W-CDMA / WiMAX / LTE base-station infrastructure / multi carrier systems
- Multi channel receivers
- General use for ADC driver applications

1.4 Quick reference data

Table 1. Quick reference data

A_EN = "1"; B_EN = "1" (VGA enabled). Typical values at V_{CC} = 5 V; I_{CC} = 245 mA; Tuned for f_{IF} = 172 MHz; B = 28 MHz; T_{case} = 25 °C; Differential input resistance matched to 140 Ω; Differential output resistance matched to 200 Ω; unless otherwise specified; see Section 11 "Application information".

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{CC}	supply voltage	$V_{CC(A)} + V_{CC(B)}$		4.75	5	5.25	V
I_{CC}	supply current	$I_{CC(A)} + I_{CC(B)}$					
		A_EN = "0"; B_EN = "0"		-	3	5	mA
		A_EN = "1"; B_EN = "1"		-	245	280	mA
G_p	power gain	maximum gain	[1]	17.5	18.5	19.5	dB
		minimum gain	[2]	−7	−5.5	−4	dB
$R_{i(dif)}$	differential input resistance			100	140	180	Ω
$R_{o(dif)}$	differential output resistance			160	200	240	Ω
NF	noise figure	maximum gain	[1]	-	6	8	dB
		increased rate per gain step		-	0.8	1	dB
$IP3_O$	output third-order intercept point	upper 5 gain steps	[1]	-	43	-	dBm
$P_{L(1dB)}$	output power at 1 dB gain compression	upper 5 gain steps	[1]	-	17	-	dBm
$E_{G(dif)}$	differential gain error			-	± 0.1	-	dB
$E_{\varphi(dif)}$	differential phase error	upper 12 dB gain range		-	1.5	-	deg
		per gain step (for all consecutive gain steps)		-	0.5	-	deg

[1] Maximum gain; gain code = 00000.

[2] Minimum gain; gain code = 11000.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

2. Pinning information

2.1 Pinning




Fig 1. Pin configuration SOT617-1

2.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
A_D2	1	MSB – 2 for gain control interface of channel A
A_D3	2	MSB – 1 for gain control interface of channel A
A_D4	3	MSB for gain control interface of channel A
n.c.	4	not connected [1]
n.c.	5	not connected [1]
B_D4	6	MSB for gain control interface of channel B
B_D3	7	MSB – 1 for gain control interface of channel B
B_D2	8	MSB – 2 for gain control interface of channel B
B_D1	9	LSB + 1 for gain control interface of channel B
B_D0	10	LSB for gain control interface of channel B
B_IN_P	11	channel B positive input [2]
B_IN_N	12	channel B negative input [2]
GNDB	13, 20	ground for channel B
V_{CCB}	14	supply voltage for channel B
B_OUT_P	15, 17	channel B positive output [2]
B_OUT_N	16, 18	channel B negative output [2]
B_EN	19	power enable pin for channel B
GNDA	21, 28	ground for channel A

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Table 2. Pin description *...continued*

Symbol	Pin	Description
A_EN	22	power enable pin for channel A
A_OUT_N	23, 25	channel A negative output [2]
A_OUT_P	24, 26	channel A positive output [2]
V_{CCA}	27	supply voltage for channel A
A_IN_N	29	channel A negative input [2]
A_IN_P	30	channel A positive input [2]
A_D0	31	LSB for gain control interface of channel A
A_D1	32	LSB + 1 for gain control interface of channel A
GND	GND paddle	RF ground and DC ground [3]

[1] Pin to be left open.

[2] Each channel should be independently enabled with logic HIGH and disabled with logic LOW.

[3] The center metal base of the SOT617-1 also functions as heatsink for the VGA.

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BGA7350	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 × 5 × 0.85 mm	SOT617-1

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

4. Functional diagram




Fig 2. Functional diagram

5. Enable control

Table 4. Enable / disable control settings

Mode	Function description	Mode description	Enable		V_{EN} (V)		I_{en} (μA)	
			A_EN	B_EN	Min	Max	Min	Max
A_EN, B_EN	VGA function off	Disable	"0"	"0"	0	0.8	-	1
A_EN, B_EN	VGA in operating mode	Enable	"1"	"1"	1.6	5.25	-	1

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

6. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{CC(A)}$	supply voltage (A)		[1]	-	6	V
$V_{CC(B)}$	supply voltage (B)		[1]	-	6	V
V_{AEN}	voltage on pin A_EN			–0.6	6	V
V_{BEN}	voltage on pin B_EN			–0.6	6	V
V_{AD0}	voltage on pin A_D0			–0.6	6	V
V_{AD1}	voltage on pin A_D1			–0.6	6	V
V_{AD2}	voltage on pin A_D2			–0.6	6	V
V_{AD3}	voltage on pin A_D3			–0.6	6	V
V_{AD4}	voltage on pin A_D4			–0.6	6	V
V_{BD0}	voltage on pin B_D0			–0.6	6	V
V_{BD1}	voltage on pin B_D1			–0.6	6	V
V_{BD2}	voltage on pin B_D2			–0.6	6	V
V_{BD3}	voltage on pin B_D3			–0.6	6	V
V_{BD4}	voltage on pin B_D4			–0.6	6	V
V_{AIN}	voltage on pin A_IN			–0.6	6	V
V_{BIN}	voltage on pin B_IN			–0.6	6	V
$P_{i(RF)}$	RF input power			-	20	dBm
T_{case}	case temperature			–40	+85	°C
T_j	junction temperature			-	150	°C
V_{ESD}	electrostatic discharge voltage	Human Body Model (HBM); According JEDEC standard 22-A114E		-	4000	V
		Charged Device Model (CDM); According JEDEC standard 22-C101B		-	2000	V
		Machine Model (MM); According JEDEC standard 22-A115		-	400	V

[1] All digital pins may not exceed V_{CC} as the internal ESD circuit can be damaged. To prevent this it is recommended that V_{AEN} and V_{BEN} are limited to a maximum of 5 mA.

7. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solderpoint	T_{case} = 85 °C; V_{CC} = 5 V; I_{CC} = 245 mA	17	K/W

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

8. Static characteristics

Table 7. Characteristics

A_EN = "1"; B_EN = "1" (both channels enabled). Typical values at V_{CC} = 5 V; T_{case} = 25 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{CC}	supply voltage	$V_{CC(A)}$ + $V_{CC(B)}$		4.75	5	5.25	V
I_{CC}	supply current	$I_{CC(A)}$ + $I_{CC(B)}$					
		A_EN = "0"; B_EN = "0"		-	3	5	mA
		A_EN = "1"; B_EN = "1"		-	245	280	mA
V_{IH}	HIGH-level input voltage		[1]	1.6	-	5.25	V
V_{IL}	LOW-level input voltage		[1]	-	-	0.8	V
P_L	power dissipation			-	1.2	1.5	W

[1] Voltage on the control pins.

9. Dynamic characteristics

Table 8. Characteristics

A_EN = "1"; B_EN = "1" (VGA enabled). Typical values at V_{CC} = 5 V; I_{CC} = 245 mA; Tuned for f_{IF} = 172 MHz; B = 28 MHz; T_{case} = 25 °C; Differential input resistance matched to 140 Ω; Differential output resistance matched to 200 Ω; unless otherwise specified; see Section 11 "Application information".

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
G_p	power gain	maximum gain	[1]				
		f = 50 MHz; B = 15 MHz		-	19.5	-	dB
		f = 172 MHz; B = 28 MHz		17.5	18.5	19.5	dB
		f = 250 MHz; B = 28 MHz		-	18.0	-	dB
		minimum gain	[2]				
		f = 50 MHz; B = 15 MHz		-	−4.5	-	dB
		f = 172 MHz; B = 28 MHz		−7	−5.5	−4	dB
		f = 250 MHz; B = 28 MHz		-	−6.0	-	dB
ΔG_{adj}	gain adjustment range		[1]	-	24	-	dB
G_{step}	gain step			-	1	-	
G_{flat}	gain flatness		[1]	-	0.1	-	dB
$E_{G(dif)}$	differential gain error			-	± 0.1	-	dB
$E_{G(itg)}$	integrated gain error	upper 12 dB gain range		-	± 0.3	-	dB
		full gain range		-	± 0.4	-	dB
$E_{\varphi(dif)}$	differential phase error	upper 12 dB gain range		-	1.5	-	deg
		per gain step (for all consecutive gain steps)		-	0.5	-	deg
$t_{s(step)G}$	gain step settling time	per 1.5 dB of steady state		-	5	15	ns
		per 0.1 dB of steady state		-	20	40	ns
$t_{d(grp)}$	group delay time			-	150	-	ps
t_{pu}	power-up time			-	-	1	µs

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Table 8. Characteristics *...continued*

A_EN = "1"; B_EN = "1" (VGA enabled). Typical values at V_{CC} = 5 V; I_{CC} = 245 mA; Tuned for f_{IF} = 172 MHz; B = 28 MHz; T_{case} = 25 °C; Differential input resistance matched to 140 Ω; Differential output resistance matched to 200 Ω; unless otherwise specified; see Section 11 "Application information".

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$R_{i(dif)}$	differential input resistance			100	140	180	Ω
$R_{o(dif)}$	differential output resistance			160	200	240	Ω
$\alpha_{isol(ch-ch)}$	isolation between channels			50	-	-	dB
CMRR	common-mode rejection ratio			40	-	-	dB
$IP3_O$	output third-order intercept point	Upper 5 gain steps	[3]				
		f = 50 MHz	[4]	-	43	-	dBm
		f = 172 MHz	[5]	-	43	-	dBm
		f = 250 MHz	[6]	-	41	-	dBm
$IP2_O$	output second-order intercept point	Upper 5 gain steps	[3]				
		f = 50 MHz	[7]	-	85	-	dBm
		f = 172 MHz	[8]	-	70	-	dBm
		f = 250 MHz	[9]	-	70	-	dBm
$P_{L(1dB)}$	output power at 1 dB gain compression	Upper 5 gain steps	[3]				
		f = 50 MHz		-	17	-	dBm
		f = 172 MHz		-	17	-	dBm
		f = 250 MHz		-	17	-	dBm
α_{2H}	second harmonic level	maximum gain	[1][10]	-	–80	-	dBc
		gain step 12	[2][10]	-	–80	-	dBc
NF	noise figure	maximum gain	[1]	-	6	8	dB
		increase rate per gain step		-	0.8	1	dB

[1] Maximum gain; gain code = 00000.

[2] Minimum gain; gain code = 11000.

[3] Gain code = 00000, 00001, 00010, 00011, 00100.

[4] P_L = 2 dBm per tone; spacing = 2 MHz (f_1 = 49 MHz; f_2 = 51 MHz)

[5] P_L = 2 dBm per tone; spacing = 2 MHz (f_1 = 171 MHz; f_2 = 173 MHz)

[6] P_L = 2 dBm per tone; spacing = 2 MHz (f_1 = 249 MHz; f_2 = 251 MHz)

[7] P_L = 2 dBm per tone (f_1 = 30 MHz; f_2 = 80 MHz; f_{meas} = 50 MHz)

[8] P_L = 2 dBm per tone (f_1 = 82 MHz; f_2 = 90 MHz; f_{meas} = 172 MHz)

[9] P_L = 2 dBm per tone (f_1 = 120 MHz; f_2 = 130 MHz; f_{meas} = 250 MHz)

[10] P_L = 5 dBm one tone (f = 86 MHz; f_{meas} = 172 MHz)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Table 9. Gain control

gain step	input to either A_D0 to A_D4 pins or B_D0 to B_D4 pins	nominal power gain (dB)
0	00000	18.5
1	00001	17.5
2	00010	16.5
3	00011	15.5
4	00100	14.5
5	00101	13.5
6	00110	12.5
7	00111	11.5
8	01000	10.5
9	01001	9.5
10	01010	8.5
11	01011	7.5
12	01100	6.5
13	01101	5.5
14	01110	4.5
15	01111	3.5
16	10000	2.5
17	10001	1.5
18	10010	0.5
19	10011	−0.5
20	10100	−1.5
21	10101	−2.5
22	10110	−3.5
23	10111	−4.5
24	11000	−5.5
-	> 11000	−5.5

10. Moisture sensitivity


Table 10. Moisture sensitivity level

Test methodology	Class
JESD-22-A113	2

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.


11. Application information



(1) V_O

(2) V_{en}

Fig 3. Enable time response




(1) V_O

(2) V_{en}

Fig 4. Gain step response

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Tuned for f_{IF} = 140 MHz; P_L = 5 dBm; step size 1 dB.

(1) gain step 0 (maximum gain)

(25) gain step 24 (minimum gain)

Fig 5. Power gain as a function of frequency




Tuned for f_{IF} = 172 MHz; P_L = 5 dBm; step size 1 dB.

(1) gain step 0 (maximum gain)

(25) gain step 24 (minimum gain)

Fig 6. Power gain as a function of frequency



Tuned for f_{IF} = 230 MHz; P_L = 5 dBm; step size 1 dB.


(1) gain step 0 (maximum gain)

(25) gain step 24 (minimum gain)

Fig 7. Power gain as a function of frequency


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Tuned for f_{IF} = 140 MHz; measured at gain step 0 (maximum gain).

Fig 8. S_{11} as a function of frequency



Tuned for f_{IF} = 172 MHz; measured at gain step 0 (maximum gain).

Fig 9. S_{11} as a function of frequency




Tuned for f_{IF} = 230 MHz; measured at gain step 0 (maximum gain).

Fig 10. S_{11} as a function of frequency


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Tuned for f_{IF} = 140 MHz; measured at gain step 0 (maximum gain).

Fig 11. S_{12} as a function of frequency



Tuned for f_{IF} = 172 MHz; measured at gain step 0 (maximum gain).

Fig 12. S_{12} as a function of frequency




Tuned for f_{IF} = 230 MHz; measured at gain step 0 (maximum gain).

Fig 13. S_{12} as a function of frequency

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Tuned for f_{IF} = 140 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 14. Differential gain error as a function of gain step




Tuned for f_{IF} = 172 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 15. Differential gain error as a function of gain step



Tuned for f_{IF} = 230 MHz.

(1) T_{amb} = −40 °C


(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 16. Differential gain error as a function of gain step

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Tuned for f_{IF} = 140 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 17. output power at 1 dB gain compression as a function of gain step




Tuned for f_{IF} = 172 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 18. output power at 1 dB gain compression as a function of gain step



Tuned for f_{IF} = 230 MHz.

(1) T_{amb} = −40 °C


(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 19. output power at 1 dB gain compression as a function of gain step

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Tuned for f_{IF} = 140 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 20. Output third order intercept point as a function of output power per tone




Tuned for f_{IF} = 172 MHz.

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 21. Output third order intercept point as a function of output power per tone



Tuned for f_{IF} = 230 MHz.

(1) T_{amb} = −40 °C


(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 22. Output third order intercept point as a function of output power per tone

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Tuned for f_{IF} = 140 MHz.

(1) gain step 0

(2) gain step 12

Fig 23. Output third order intercept point as a function of output power per tone




Tuned for f_{IF} = 172 MHz.

(1) gain step 0

(2) gain step 12

Fig 24. Output third order intercept point as a function of output power per tone



Tuned for f_{IF} = 230 MHz.


(1) gain step 0

(2) gain step 12

Fig 25. Output third order intercept point as a function of output power per tone

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




P_L = 3 dB per tone; T_{amb} = 25 °C.

(1) gain step 0

(2) gain step 12

(3) gain step 24

Fig 26. Output third order intercept point as a function of frequency



P_L = 3 dB per tone; gain step 12.

(1) T_{amb} = −40 °C


(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 27. Output third order intercept point as a function of frequency

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Tuned for f_{IF} = 86 MHz; f_{2H} = 172 MHz; f_{3H} = 258 MHz; gain step 0 (maximum gain).

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 28. Second harmonic level and third harmonic level as a function of output power




Tuned for f_{IF} = 140 MHz; f_{2H} = 280 MHz; f_{3H} = 420 MHz; gain step 0 (maximum gain).

(1) T_{amb} = −40 °C

(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 29. Second harmonic level and third harmonic level as a function of output power



Tuned for f_{IF} = 230 MHz; f_{2H} = 460 MHz; f_{3H} = 690 MHz; gain step 0 (maximum gain).

(1) T_{amb} = −40 °C


(2) T_{amb} = +25 °C

(3) T_{amb} = +85 °C

Fig 30. Second harmonic level and third harmonic level as a function of output power

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




Tuned for f_{IF} = 86 MHz; f_{2H} = 172 MHz; f_{3H} = 358 MHz; T_{amb} = 25 °C.

(1) gain step 0

(2) gain step 12

(3) gain step 24

Fig 31. Second harmonic level and third harmonic level as a function of output power




Tuned for f_{IF} = 140 MHz; f_{2H} = 280 MHz; f_{3H} = 420 MHz; T_{amb} = 25 °C.

(1) gain step 0

(2) gain step 12

(3) gain step 24

Fig 32. Second harmonic level and third harmonic level as a function of output power



Tuned for f_{IF} = 230 MHz; f_{2H} = 460 MHz; f_{3H} = 690 MHz; T_{amb} = 25 °C.

(1) gain step 0

(2) gain step 12


(3) gain step 24

Fig 33. Second harmonic level and third harmonic level as a function of output power

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

11.1 Schematic dual VGA



For a list of components see Table 11.

Fig 34. Schematic dual VGA

Table 11. List of components


For schematic see Figure 34.

Component	Description	Conditions	Value	Remarks
C1, C2, C3, C4, C5, C6, C7, C8, C9, C11	capacitor		1 nF	
C10, C12	capacitor		100 pF	
L1, L2, L3, L4	inductor	f = 50 MHz	1200 nH	0603LS
		f = 172 MHz	120 nH	0603LS
		f = 250 MHz	56 nH	0603LS
R1, R2	resistor		0 Ω	

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

11.2 Application PCB




For a list of components see Table 12.

Fig 35. Schematic

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.




For a list of components see Table 12.

Fig 36. Components top side

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.



For a list of components see Table 12.

Fig 37. Components bottom side

Table 12. List of components

See Figure 35, Figure 36 and Figure 37.

Component	Description	Conditions	Value	Size	Remarks
C1, C3, C6, C8, C9	capacitor		100 pF	0603	
C2, C4	capacitor		10 nF	0603	
C5, C7	capacitor		1 nF	0603	
C10, C15, C16, C17, C18	capacitor		100 nF	0603	
C11	capacitor		-	0603	not mounted
C12	capacitor		-	0603	not mounted
C13	capacitor		-	0603	not mounted
C14	capacitor		-	0603	not mounted
C19, C20, C21, C22, C23	capacitor		1 μF	0603	
I1	BGA7350		-		
JP1	jumper		-	JP5	AG
JP2	jumper		-	JP5	BG
JP3	jumper		-	JP2	EN
JP4	jumper		-	JP2	VCCB
JP5	jumper		-	JP2	VCCA
JP6	jumper		-	JP2	VCCdig
JP7	jumper		-	JP2	VCM
JP8	jumper		-	JP2	VCMinA

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Table 12. List of components

See Figure 35, Figure 36 and Figure 37.

Component	Description	Conditions	Value	Size	Remarks
JP9	jumper		-	JP2	VCMinB
JP10	jumper		-	JP2	VCMA
JP11	jumper		-	JP2	VCMB
JP12	jumper		-	JP2	GND
JP13	jumper		-	JP2	GND
JP15	jumper		-	JP3	VoutA
JP16	jumper		-	JP3	VoutB
L1, L2, L3, L4	inductor	f_{IF} = 140 MHz	150 nH	0603	dependent on PCB layout
		f_{IF} = 172 MHz	100 nH	0603	dependent on PCB layout
		f_{IF} = 230 MHz	56 nH	0603	dependent on PCB layout
R1	resistor		10 Ω	0402	
R2	resistor		10 Ω	0402	
R3	resistor		10 Ω	0402	
R4	resistor		10 Ω	0402	
R5	resistor		10 Ω	0402	
R6	resistor		10 Ω	0402	
R7	resistor		10 Ω	0402	
R8	resistor		10 Ω	0402	
R9	resistor		10 Ω	0402	
R10	resistor		10 Ω	1206	
R11	resistor		10 Ω	0402	
R12	resistor		0 Ω	0402	
R13	resistor		10 Ω	1206	
R14	resistor		10 Ω	0402	
R15	resistor		10 Ω	0402	
R16	resistor		10 Ω	0402	
R17	resistor		10 Ω	0402	
R18	resistor		0 Ω	0402	
R19	resistor		0 Ω	0402	
R20	resistor		0 Ω	0402	
R21	resistor		0 Ω	0402	
R22	resistor		0 Ω	0402	
R23	resistor		-	0402	not mounted
R24	resistor		0 Ω	0402	
R25	resistor		0 Ω	0402	not mounted
R26	resistor		-	0402	
S1	DIP-switch		-		CTS-219-05
S2	DIP-switch		-		CTS-219-05
S3	DIP-switch		-		CTS-219-02
TR1	1:3 transformer		-		Mini Circuits ADT3-1T+

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Table 12. List of components

See Figure 35, Figure 36 and Figure 37.


Component	Description	Conditions	Value	Size	Remarks
TR2	1:4 transformer		-		Mini Circuits ADT4-1T+
TR3	1:3 transformer		-		Mini Circuits ADT4-1T+
TR4	1:4 transformer		-		Mini Circuits ADT3-1T+
X1	-		-		not mounted
X2	SMA-connector		-		BOUT_P
X3	SMA-connector		-		BIN_P
X4	SMA-connector		-		AIN_P
X5	SMA-connector		-		AOUT_P

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

12. Package outline

HVQFN32: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm **SOT617-1**



DIMENSIONS (mm are the original dimensions)

UNIT	A(1) max.	A_1	b	c	D(1)	D_h	E(1)	E_h	e	e_1	e_2	L	v	w	y	y_1
mm	1	0.05 0.00	0.30 0.18	0.2	5.1 4.9	3.25 2.95	5.1 4.9	3.25 2.95	0.5	3.5	3.5	0.5 0.3	0.1	0.05	0.05	0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT617-1	- - -	MO-220	- - -			~~01-08-08~~ 02-10-18

Fig 38. Package outline SOT617-1 (HVQFN32)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

13. Abbreviations

Table 13. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
DC	Direct Current
DIP	Dual In-line Package
EMI	ElectroMagnetic Interference
ESD	ElectroStatic Discharge
GSM	Global System for Mobile Communications
HTOL	High Temperature Operating Life
HVQFN	Heatsink Very-thin Quad Flat-pack No-leads
IF	Intermediate Frequency
LSB	Least Significant Bit
LTE	Long Term Evolution
MMIC	Monolithic Microwave Integrated Circuit
MSB	Most Significant Bit
PCB	Printed-Circuit Board
RF	Radio Frequency
SMA	SubMiniature version A
WiMAX	Worldwide Interoperability for Microwave Access
W-CDMA	Wideband Code Division Multiple Access

14. Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BGA7350 v.1	20111221	Product data sheet	-	-

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

17. Contents

1 Product profile 1
1.1 General description 1
1.2 Features and benefits 1
1.3 Applications 1
1.4 Quick reference data 2
2 Pinning information 3
2.1 Pinning 3
2.2 Pin description 3
3 Ordering information 4
4 Functional diagram 5
5 Enable control 5
6 Limiting values 6
7 Thermal characteristics 6
8 Static characteristics 7
9 Dynamic characteristics 7
10 Moisture sensitivity 9
11 Application information 10
11.1 Schematic dual VGA 21
11.2 Application PCB 22
12 Package outline 27
13 Abbreviations 28
14 Revision history 28
15 Legal information 29
15.1 Data sheet status 29
15.2 Definitions 29
15.3 Disclaimers 29
15.4 Trademarks 30
16 Contact information 30
17 Contents 31

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011. All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 21 December 2011
Document identifier: BGA7350