

DDR2 SDRAM Unbuffered DIMM

MT9HTF3272A – 256MB

MT9HTF6472A – 512MB

MT9HTF12872A – 1GB


For the latest data sheet, please refer to the Micron® Web site: www.micron.com/products/modules

Features

- 240-pin, unbuffered dual in-line memory module (UDIMM)
- Fast data transfer rates: PC2-3200, PC2-4200, or PC2-5300
- 256MB (32 Meg x 72), 512MB (64 Meg x 72) 1GB (128 Meg x 72)
- VDD = VDDQ = +1.8V
- VDDSPD = +1.7V to +3.6V
- JEDEC standard 1.8V I/O (SSTL_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- DLL to align DQ and DQS transitions with CK
- Multiple internal device banks for concurrent operation
- Programmable CAS# latency (CL)
- Posted CAS# additive latency (AL)
- WRITE latency = READ latency - 1 t_{CK}
- Programmable burst lengths: 4 or 8
- Adjustable data-output drive strength
- 64ms, 8,192-cycle refresh
- On-die termination (ODT)
- Serial Presence Detect (SPD) with EEPROM
- Gold edge contacts
- Single rank

Figure 1: 240-Pin DIMM (MO-237 R/C "A")

Height 1.18in. (29.97mm)



Options

- Package
240-pin DIMM (lead-free)
- Frequency/CAS Latency¹
3ns @ CL = 5 (DDR2-667)²
3.75ns @ CL = 4 (DDR2-533)
5.0ns @ CL = 3 (DDR2-400)
- PCB Height
1.18in. (29.97mm)

Marking

Y
-667
-53E
-40E

Notes: 1. CL = CAS (READ) Latency.
2. Not available in 1GB density.



256MB, 512MB, 1GB (x72, SR, ECC) 240-Pin DDR2 SDRAM UDIMM Features

Table 1: Address Table

	256MB	512MB	1GB
Refresh Count	8K	8K	8K
Row Addressing	8K (A0–A12)	16K (A0–A13)	16K (A0–A13)
Device Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)	8 (BA0, BA1, BA2)
Device Page Size per Bank	1KB	1KB	1KB
Device Configuration	256Mb (32 Meg x 8)	512Mb (64 Meg x 8)	1Gb (128 Meg x 8)
Column Addressing	1K (A0–A9)	1K (A0–A9)	1K (A0–A9)
Module Rank Addressing	1 (S0#)	1 (S0#)	1 (S0#)

Table 2: Key Timing Parameters

Speed Grade	Data Rate (MT/s)			t_{RCD} (ns)	t_{RP} (ns)	t_{RC} (ns)
	CL = 3	CL = 4	CL = 5			
-667	—	533	667	15	15	55
-53E	400	533	—	15	15	55
-40E	400	400	—	15	15	55

Table 3: Part Numbers and Timing Parameters

Part Number ¹	Module Densit	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Latency (CL - t_{RCD} - t_{RP})
MT9HTF3272AY-667__	256MB	32 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT9HTF3272AY-53E__	256MB	32 Meg x 72	4.3 GB/s	3.75ns/533 MT/s	4-4-4
MT9HTF3272AY-40E__	256MB	32 Meg x 72	3.2 GB/s	5.0ns/400 MT/s	3-3-3
MT9HTF6472AY-667__	512MB	64 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT9HTF6472AY-53E__	512MB	64 Meg x 72	4.3 GB/s	3.75ns/533 MT/s	4-4-4
MT9HTF6472AY-40E__	512MB	64 Meg x 72	3.2 GB/s	5.0ns/400 MT/s	3-3-3
MT9HTF12872AY-667__	1GB	128 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT9HTF12872AY-53E__	1GB	128 Meg x 72	4.3 GB/s	3.75ns/533 MT/s	4-4-4
MT9HTF12872AY-40E__	1GB	128 Meg x 72	3.2 GB/s	5.0ns/400 MT/s	3-3-3

Notes: 1. All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT9HTF6472AY-40EC2.



Table of Contents

Features	1
Table of Contents	3
List of Figures	4
List of Tables	5
Pin Assignments and Descriptions	6
Functional Block Diagram	9
General Description	10
Serial Presence-Detect Operation	10
Initialization	11
Mode Register (MR)	13
Burst Length	13
Burst Type	13
Operating Mode	15
DLL Reset	15
Write Recovery	15
Power-Down Mode	16
CAS Latency (CL)	16
Extended Mode Register (EMR)	18
DLL Enable/Disable	18
Output Drive Strength	18
DQS# Enable/Disable	19
RDQS Enable/Disable	20
Output Enable/Disable	20
On Die Termination (ODT)	20
Off-Chip Driver (OCD) Impedance Calibration	20
Posted CAS Additive Latency (AL)	20
Extended Mode Register 2 (EMR2)	22
Extended Mode Register 3 (EMR3)	23
Command Truth Tables	24
Absolute Maximum Ratings	25
DC Operating Specifications	25
Input Electrical Characteristics and Operating Conditions	26
IDD Specifications and Conditions	26
IDD7 Conditions	27
Capacitance	27
AC Timing and Operating Conditions	31
Notes	35
Serial Presence-Detect	38
SPD Clock and Data Conventions	38
SPD Start Condition	38
SPD Stop Condition	38
SPD Acknowledge	38
Module Dimensions	44
Data Sheet Designation	44
Revision History	45

List of Figures

Figure 1: 240-Pin DIMM (MO-237 R/C “A”)	1
Figure 2: Pin Locations	6
Figure 3: Functional Block Diagram	9
Figure 4: DDR2 Power-Up and Initialization	12
Figure 5: Mode Register (MR) Definition	14
Figure 6: CAS Latency (CL)	17
Figure 7: Extended Mode Register Definition	19
Figure 8: READ Latency	21
Figure 9: Write Latency	21
Figure 10: Extended Mode Register 2 (EMR2) Definition	22
Figure 11: Extended Mode Register 3 (EMR3) Definition	23
Figure 12: Data Validity	38
Figure 13: Definition of Start and Stop	39
Figure 14: Acknowledge Response From Receiver	39
Figure 15: SPD EEPROM Timing Diagram	40
Figure 16: 240-pin DIMM DDR2 Module Dimensions	44



List of Tables

Table 1:	Address Table	2
Table 2:	Key Timing Parameters	2
Table 3:	Part Numbers and Timing Parameters	2
Table 4:	Pin Assignment	6
Table 5:	Pin Descriptions	7
Table 6:	Burst Definition	15
Table 7:	Commands Truth Table	24
Table 8:	Absolute Maximum DC Ratings	25
Table 9:	Recommended DC Operating Conditions	25
Table 10:	Input DC Logic Levels	26
Table 11:	Input AC Logic Levels	26
Table 12:	General IDD Parameters	26
Table 13:	IDD7 Timing Patterns – 256MB and 512MB	27
Table 14:	IDD7 Timing Patterns – 1GB	27
Table 15:	DDR2 IDD Specifications and Conditions – 256MB	28
Table 16:	DDR2 IDD Specifications and Conditions – 512MB	29
Table 17:	DDR2 IDD Specifications and Conditions – 1GB	30
Table 18:	AC Operating Conditions	31
Table 19:	EEPROM Device Select Code	40
Table 20:	EEPROM Operating Modes	40
Table 21:	Serial Presence-Detect EEPROM DC Operating Conditions	41
Table 22:	Serial Presence-Detect EEPROM AC Operating Conditions	41
Table 23:	Serial Presence-Detect Matrix	42

Pin Assignments and Descriptions

Table 4: Pin Assignment

240-Pin DIMM Front								240-Pin DIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VREF	31	DQ19	61	A4	91	Vss	121	Vss	151	Vss	181	VDDQ	211	DM5
2	Vss	32	Vss	62	VDDQ	92	DQS5#	122	DQ4	152	DQ28	182	A3	212	NC
3	DQ0	33	DQ24	63	A2	93	DQS5	123	DQ5	153	DQ29	183	A1	213	Vss
4	DQ1	34	DQ25	64	VDD	94	Vss	124	Vss	154	Vss	184	VDD	214	DQ46
5	Vss	35	Vss	65	Vss	95	DQ42	125	DM0	155	DM3	185	CK0	215	DQ47
6	DQS0#	36	DQS3#	66	Vss	96	DQ43	126	NC	156	NC	186	CK0#	216	Vss
7	DQS0	37	DQS3	67	VDD	97	Vss	127	Vss	157	Vss	187	VDD	217	DQ52
8	Vss	38	Vss	68	NC	98	DQ48	128	DQ6	158	DQ30	188	A0	218	DQ53
9	DQ2	39	DQ26	69	VDD	99	DQ49	129	DQ7	159	DQ31	189	VDD	219	Vss
10	DQ3	40	DQ27	70	A10/AP	100	Vss	130	Vss	160	Vss	190	BA1	220	RFU
11	Vss	41	Vss	71	BA0	101	SA2	131	DQ12	161	CB4	191	VDDQ	221	RFU
12	DQ8	42	CB0	72	VDDQ	102	NC	132	DQ13	162	CB5	192	RAS#	222	Vss
13	DQ9	43	CB1	73	WE#	103	Vss	133	Vss	163	Vss	193	S0#	223	DM6
14	Vss	44	Vss	74	CAS#	104	DQS6#	134	DM1	164	DM8	194	VDDQ	224	NC
15	DQS1#	45	DQS8#	75	VDDQ	105	DQS6	135	NC	165	NC	195	ODT0	225	Vss
16	DQS1	46	DQS8	76	NC	106	Vss	136	Vss	166	Vss	196	NC/A13	226	DQ54
17	Vss	47	Vss	77	NC	107	DQ50	137	RFU	167	CB6	197	VDD	227	DQ55
18	NC	48	CB2	78	VDDQ	108	DQ51	138	RFU	168	CB7	198	Vss	228	Vss
19	NC	49	CB3	79	Vss	109	Vss	139	Vss	169	Vss	199	DQ36	229	DQ60
20	Vss	50	Vss	80	DQ32	110	DQ56	140	DQ14	170	VDDQ	200	DQ37	230	DQ61
21	DQ10	51	VDDQ	81	DQ33	111	DQ57	141	DQ15	171	NC	201	Vss	231	Vss
22	DQ11	52	CKE0	82	Vss	112	Vss	142	Vss	172	VDD	202	DM4	232	DM7
23	Vss	53	VDD	83	DQS4#	113	DQS7#	143	DQ20	173	NC	203	NC	233	NC
24	DQ16	54	NC/BA2	84	DQS4	114	DQS7	144	DQ21	174	NC	204	Vss	234	Vss
25	DQ17	55	NC	85	Vss	115	Vss	145	Vss	175	VDDQ	205	DQ38	235	DQ62
26	Vss	56	VDDQ	86	DQ34	116	DQ58	146	DM2	176	A12	206	DQ39	236	DQ63
27	DQS2#	57	A11	87	DQ35	117	DQ59	147	NC	177	A9	207	Vss	237	Vss
28	DQS2	58	A7	88	Vss	118	Vss	148	Vss	178	VDD	208	DQ44	238	VDDSPD
29	Vss	59	VDD	89	DQ40	119	SDA	149	DQ22	179	A8	209	DQ45	239	SA0
30	DQ18	60	A5	90	DQ41	120	SCL	150	DQ23	180	A6	210	Vss	240	SA1

Note: Pin 196 is NC for 256MB, or A13 for 512MB and 1GB; pin 54 is NC for 256MB and 512MB, or BA2 for 1GB.

Figure 2: Pin Locations




Table 5: Pin Descriptions

Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 6 for more information

Pin Numbers	Symbol	Type	Description
195	ODT0	Input	On-Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each of the following pins: DQ, DQS, DQS#, CB, and DM. The ODT input will be ignored if disabled via the LOAD MODE command.
137, 138, 185, 186, 220, 221	CK0, CK0#, CK1, CK1#, CK2, CK2#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS/DQS#) is referenced to the crossings of CK and CK#.
52	CKE0	Input	Clock Enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM. The specific circuitry that is enabled/disabled is dependent on the DDR2 SDRAM configuration and operating mode. CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry, POWER-DOWN exit, output disable, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit. Input buffers (excluding CK, CK#, CKE, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL ₁₈ input but will detect a LVCMOS LOW level once VDD is applied during first power-up. After Vref has become stable during the power on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh operation VREF must be maintained to this input.
193	S0#	Input	Chip Select: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# provides for external rank selection on systems with multiple ranks. S# is considered part of the command code.
73, 74, 192	RAS#, CAS#, WE#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
54 (1GB), 71, 190	BA0, BA1, BA2 (1GB)	Input	Bank Address Inputs: BA0–BA1/BA2 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0–BA1/BA2 define which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the LOAD MODE command.
57, 58, 60, 61, 63, 70, 176, 177, 179, 180, 182, 183, 188, 196 (1GB)	A0–A12 (256MB) A0–A13 (512MB, 1GB)	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for Read/Write commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0–BA1/BA2) or all device banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
125, 134, 146, 155, 164, 202, 211, 223, 232	DM0–DM8	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.



256MB, 512MB, 1GB (x72, SR, ECC) 240-Pin DDR2 SDRAM UDIMM Pin Assignments and Descriptions

Table 5: Pin Descriptions


Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 6 for more information

Pin Numbers	Symbol	Type	Description
3, 4, 9, 10, 12, 13, 21, 22, 24, 25, 30, 31, 33, 34, 39, 40, 80, 81, 86, 87, 89, 90, 95, 96, 98, 99, 107, 108, 110, 111, 116, 117, 122, 123, 128, 129, 131, 132, 140, 141, 143, 144, 149, 150, 152, 153, 158, 159, 199, 200, 205, 206, 208, 209, 214, 215, 217, 218, 226, 227, 229, 230, 235, 236	DQ0–DQ63	I/O	Data Input/Output: Bidirectional data bus.
6, 7, 15, 16, 27, 28, 36, 37, 45, 46, 83, 84, 92, 93, 104, 105, 113, 114	DQS0–DQS8, DQS0#–DQS8#	I/O	Data Strobe: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
42, 43, 48, 49, 161, 162, 167, 168	CB0–CB7	I/O	Check Bits.
120	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
101, 239, 240	SA0–SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
119	SDA	Input/Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
53, 59, 64, 67, 69, 172, 178, 184, 187, 189, 197	VDD	Supply	Power Supply: +1.8V ±0.1V.
51, 56, 62, 72, 75, 78, 170, 175, 181, 191, 194	VDDQ	Supply	DQ Power Supply: +1.8V ±0.1V.
1	VREF	Supply	SSTL_18 reference voltage.
2, 5, 8, 11, 14, 17, 20, 23, 26, 29, 32, 35, 38, 41, 44, 47, 50, 65, 66, 79, 82, 85, 88, 91, 94, 97, 100, 103, 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151, 154, 157, 160, 163, 166, 169, 198, 201, 204, 207, 210, 213, 216, 219, 222, 225, 228, 231, 234, 237	VSS	Supply	Ground.
238	VDDSPD	Supply	Serial EEPROM positive power supply: +1.7V to +3.6V.
18, 19, 42, 43, 48, 49, 54 (256MB, 512MB), 55, 68, 76, 77, 102, 126, 135, 147, 156, 161, 162, 165, 167, 168, 171, 196 (256MB), 173, 174, 203, 212, 224, 233	NC	—	No Connect: These pins should be left unconnected.

Functional Block Diagram

Unless otherwise noted, resistor values are 22Ω. Micron module part numbers are explained in the Module Part Numbering Guide www.micron.com/support/numbering.html. Modules use the following DDR2 SDRAM devices: MT47H32M8BP (256MB); MT47H64M8BT (512MB); and MT47H128M8BT (1GB).

Figure 3: Functional Block Diagram



General Description

The MT9HTF3272A, MT9HTF6472A, and MT9HTF12872A DDR2 SDRAM modules are high-speed, CMOS, dynamic random-access 256MB, 512MB, and 1GB memory modules organized in x64 configuration. DDR2 SDRAM modules use internally configured quad-bank (256MB, 512MB) or eight-bank (1GB) DDR2 SDRAM devices.

DDR2 SDRAM modules use double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a $4n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR2 SDRAM module effectively consists of a single $4n$ -bit-wide, one-clock-cycle data transfer at the internal DRAM core and four corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR2 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR2 SDRAM modules are burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting column location for the burst access.

DDR2 SDRAM modules provide for programmable read or write burst lengths of four or eight locations. DDR2 SDRAM devices support interrupting a burst read of eight with another read, or a burst write of eight with another write. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR2 SDRAM devices allows for concurrent operation, thereby providing high, effective bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving power-down mode.

All inputs are compatible with the JEDEC standard for SSTL₁₈. All full drive-strength outputs are SSTL₁₈-compatible.

Serial Presence-Detect Operation

DDR2 SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I²C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.


Initialization

The following sequence is required for power-up and initialization and is shown in Figure 4, DDR2 Power-Up and Initialization, on page 12.

1. Apply power; if CKE is maintained below 20 percent of VDDQ, outputs remain disabled. To guarantee RTT (ODT Resistance) is off, VREF must be valid and a low level must be applied to the ODT pin (all other inputs may be undefined). The time from when VDD first starts to power-up to the completion of VDDQ must be equal to or less than 20ms. At least one of the following two sets of conditions (A or B) must be met:
 - A. CONDITION SET A
 - VDD, VDDL and VDDQ are driven from a single power converter output
 - VTT is limited to 0.95V MAX
 - VREF tracks VDDQ/2
 - B. CONDITION SET B
 - Apply VDD before or at the same time as VDDL.
 - Apply VDDL before or at the same time as VDDQ
 - Apply VDDQ before or at the same time as VTT and VREF
3. The voltage difference between any VDD supply can not exceed 0.3V. For a minimum of 200 μ s after stable power and clock (CK, CK#), apply NOP or DESELECT commands and take CKE HIGH
4. Wait a minimum of 400ns, then issue a PRECHARGE ALL command.
5. Issue a LOAD MODE command to the EMR(2) register. (To issue an EMR(2) command, provide LOW to BA0 and BA2, provide HIGH to BA1.)
6. Issue a LOAD MODE command to the EMR(3) register. (To issue an EMR(3) command, provide HIGH to BA0 and BA1, provide LOW to BA2.)
7. Issue a LOAD MODE command to the EMR register to enable DLL. To issue a DLL ENABLE command, provide LOW to BA1, BA2, and A0, provide HIGH to BA0. Bits E7, E8, and E9 must all be set to 0.
8. Issue a LOAD MODE command for DLL Reset. 200 cycles of clock input is required to lock the DLL. (To issue a DLL Reset, provide HIGH to A8 and provide LOW to BA2, BA1 and BA0.) CKE must be HIGH the entire time.
9. Issue PRECHARGE ALL command.
10. Issue two or more REFRESH commands.
11. Issue a LOAD MODE command with LOW to A8 to initialize device operation (i.e., to program operating parameters without resetting the DLL).
12. Issue a LOAD MODE command to the EMR to enable OCD default by setting Bits E7, E8, and E9 to 1 and set all other desired parameters.
13. Issue a LOAD MODE command to the EMR to enable OCD exit by setting Bits E7, E8, and E9 to 0 and set all other desired parameters.

The DDR2 SDRAM device is now initialized and ready for normal operation 200 clocks after DLL Reset in step 8.

Figure 4: DDR2 Power-Up and Initialization



- Notes:
1. VTT is not applied directly to the device; however, t_{VTD} should be greater than or equal to zero to avoid device latch-up. The time from when VDD first starts to power-up to the completion of VDDQ must be equal to or less than 20ms. One of the following two conditions (a or b) MUST be met:
 - A. VDD, VDDL, and VDDQ are driven from a single power converter output. VTT may be 0.95V maximum during power up. VREF tracks VDDQ/2.
 - B. Apply VDD before or at the same time as VDDL. Apply VDDL before or at the same time as VDDQ.
 2. Apply VDDQ before or at the same time as VTT and VREF. The voltage difference between any VDD supply can not exceed 0.3V.
 3. Either a NOP or DESELECT command may be applied.
 4. 200 cycles of clock (CK, CK#) are required before a READ command can be issued. CKE must be HIGH the entire time.
 5. Two or more REFRESH commands are required.
 6. Bits E7, E8, and E9 must all be set to 0 with all other operating parameters of EMRS set as required.
 7. PRE = PRECHARGE command, LM = LOAD MODE command, REF = REFRESH command, ACT = ACTIVE command, RA = Row Address, BA = Bank Address.
 8. DM represents all DM. DQS represents all DQS, DQS#, RDQS, and RDQS# (RDQS/RDQS# only functional on RDIMMs using x8 components). DQ represents all DQ.
 9. CKE pin uses LVCMOS input levels prior to state T0. After state T0, CKE pin uses SSTL_18 input levels.
 10. A10 should be HIGH at states Tb0 and Tg0 to ensure a PRECHARGE (all banks) command is issued.
 11. Bits E7, E8, and E9 must be set to 1 to set OCD default.
 12. Bits E7, E8, and E9 must be set to 0 to set OCD exit and all other operating parameters of EMRS set as required.

Mode Register (MR)

The mode register is used to define the specific mode of operation of the DDR2 SDRAM device. This definition includes the selection of a burst length, burst type, CAS latency, operating mode, DLL reset, write recovery, and power-down mode as shown in Figure 5, Mode Register (MR) Definition. Contents of the mode register can be altered by re-executing the LOAD MODE (LM) command. If the user chooses to modify only a subset of the MR variables, all variables (M0–M14) must be programmed when the LOAD MODE command is issued.

The mode register is programmed via the LM command (bits BA0–BA1/BA2 all = 0) and other bits (M0–M13 or M0–M14) will retain the stored information until it is programmed again or the device loses power (except for bit M8, which is self-clearing). Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The LOAD MODE command can only be issued (or reissued) when all banks are in the precharged state. The controller must wait the specified time ^tMRD before initiating any subsequent operations such as an ACTIVE command. Violating either of these requirements will result in unspecified operation.

Burst Length

Burst length is defined by bits M0–M2 as shown in Figure 5, Mode Register (MR) Definition. Read and write accesses to the DDR2 SDRAM device are burst-oriented, with the burst length being programmable to either four or eight. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A2–A_i when the burst length is set to four and by A3–A_i when the burst length is set to eight (where A_i is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved. The burst type is selected via bit M3 as shown in Figure 5, Mode Register (MR) Definition. The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address as shown in Table 6, Burst Definition, on page 15. DDR2 SDRAM devices support 4-bit burst and 8-bit burst modes only. For 8-bit burst mode, full interleave address ordering is supported; however, sequential address ordering is nibble-based.

Figure 5: Mode Register (MR) Definition




Table 6: Burst Definition

Burst Length	Starting Column Address (A2, A1, A0)	Order of Accesses Within a Burst	
		Burst Type = Sequential	Burst Type = Interleaved
4	0 0 0	0,1,2,3	0,1,2,3
	0 0 1	1,2,3,0	1,0,3,2
	0 1 0	2,3,0,1	2,3,0,1
	0 1 1	3,0,1,2	3,2,1,0
8	0 0 0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
	0 0 1	1,2,3,0,5,6,7,4	1,0,3,2,5,4,7,6
	0 1 0	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5
	0 1 1	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4
	1 0 0	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
	1 0 1	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2
	1 1 0	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1
	1 1 1	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0

Operating Mode

The normal operating mode is selected by issuing a LOAD MODE command with bit M7 set to zero, and all other bits set to the desired values as shown in Figure 5, Mode Register (MR) Definition, on page 14. When bit M7 is '1,' no other bits of the mode register are programmed. Programming bit M7 to '1' places the DDR2 SDRAM device into a test mode that is only used by the Manufacturer and should NOT be used. No operation or functionality is guaranteed if M7 bit is '1.'

DLL Reset

DLL reset is defined by bit M8 as shown in Figure 5, Mode Register (MR) Definition, on page 14. Programming bit M8 to '1' will activate the DLL RESET function. Bit M8 is self-clearing, meaning it returns back to a value of '0' after the DLL RESET function has been issued.

Anytime the DLL RESET function is used, 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the t_{AC} or t_{DQSCK} parameters.

Write Recovery

Write recovery (WR) time is defined by bits M9–M11 as shown in Figure 5, Mode Register (MR) Definition, on page 14. The WR Register is used by the DDR2 SDRAM device during WRITE with AUTO PRECHARGE operation. During WRITE with AUTO PRECHARGE operation, the DDR2 SDRAM device delays the internal AUTO PRECHARGE operation by WR clocks (programmed in bits M9–M11) from the last data burst.

Write Recovery (WR) values of 2, 3, 4, 5, or 6 clocks may be used for programming bits M9–M11. The user is required to program the value of write recovery, which is calculated by dividing t_{WR} (in ns) by t_{CK} (in ns) and rounding up a noninteger value to the next integer; $WR [cycles] = t_{WR} [ns] / t_{CK} [ns]$. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Power-Down Mode

Active power-down (PD) mode is defined by bit M12 as shown in Figure 5, Mode Register (MR) Definition, on page 14. PD mode allows the user to determine the active power-down mode, which determines performance vs. power savings. PD mode bit M12 does not apply to precharge power-down mode.

When bit M12 = 0, standard Active Power-down mode or 'fast-exit' active power-down mode is enabled. The 'XARD parameter is used for 'fast-exit' active power-down exit timing. The DLL is expected to be enabled and running during this mode.

When bit M12 = 1, a lower power active power-down mode or 'slow-exit' active power-down mode is enabled. The 'XARDS parameter is used for 'slow-exit' active power-down exit timing. The DLL can be enabled, but 'frozen' during active power-down mode since the exit-to-READ command timing is relaxed. The power difference expected between PD 'normal' and PD 'low-power' mode is defined in the IDD table.


CAS Latency (CL)

The CAS Latency (CL) is defined by bits M4–M6 as shown in Figure 5, Mode Register (MR) Definition, on page 14. CAS Latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The CAS Latency can be set to 3, 4, or 5 clocks. CAS Latency of 2 clocks is a JEDEC optional feature and may be enabled in future speed grades. DDR2 SDRAM devices do not support any half clock latencies. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

DDR2 SDRAM devices also support a feature called Posted CAS additive latency (AL). This feature allows the READ command to be issued prior to 'RCD(MIN) by delaying the internal command to the DDR2 SDRAM device by AL clocks. The AL feature is described in more detail in the Extended Mode Register (EMR) and Operational sections.

Examples of CL = 3 and CL = 4 are shown in Figure 6, CAS Latency (CL); both assume AL = 0. If a READ command is registered at clock edge n , and the CAS Latency is m clocks, the data will be available nominally coincident with clock edge $n + m$ (this assumes AL = 0).

Figure 6: CAS Latency (CL)



Extended Mode Register (EMR)

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable, output drive strength, ODT (RTT), Posted CAS additive latency (AL), off-chip driver impedance calibration (OCD), DQS# enable/disable, RDQS/RDQS# enable/disable, and OUTPUT disable/enable. These functions are controlled via the bits shown in Figure 7, Extended Mode Register Definition. The extended mode register is programmed via the LOAD MODE (LM) command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the extended mode register will not alter the contents of the memory array, provided it is performed correctly.

The extended mode register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time ^tMRD before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

DLL Enable/Disable


The DLL may be enabled or disabled by programming bit E0 during the LOAD MODE command as shown in Figure 7, Extended Mode Register Definition. The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using a LOAD MODE command.

The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled and reset upon exit of self refresh operation.

Any time the DLL is enabled (and subsequently reset), 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the ^tAC or ^tDQSCK parameters.

Output Drive Strength

The output drive strength is defined by bit E1 as shown in Figure 7, Extended Mode Register Definition. The normal drive strength for all outputs are specified to be SSTL_18. Programming bit E1 = 0 selects normal (100 percent) drive strength for all outputs. Selecting a reduced drive strength option (bit E1 = 1) will reduce all outputs to approximately 60 percent of the SSTL_18 drive strength. This option is intended for the support of the lighter load and/or point-to-point environments.

Figure 7: Extended Mode Register Definition


DQS# Enable/Disable

The DQS# enable function is defined by bit E10. When enabled (bit E10 = 0), DQS# is the complement of the differential data strobe pair DQS/DQS#. When disabled (bit E10 = 1), DQS is used in a single-ended mode and the DQS# pin is disabled. This function is also used to enable/disable RDQS#. If RDQS is enabled (E11 = 1) and DQS# is enabled (E10 = 0), then both DQS# and RDQS# will be enabled. RDQS/RDQS# is supported only on RDIMMs using x8 DDR2 SDRAM devices.

RDQS Enable/Disable

RDQS/RDQS# is supported only on RDIMMs using x8 DDR2 SDRAM devices. The RDQS enable function is defined by bit E11 as shown in Figure 7, Extended Mode Register Definition, on page 19. When enabled (E11 = 1), RDQS is identical in function and timing to data strobe DQS during a READ. During a WRITE operation, RDQS is ignored by the DDR2 SDRAM device.

Output Enable/Disable

The OUTPUT enable function is defined by bit E12 as shown in Figure 7, Extended Mode Register Definition, on page 19. When enabled (E12 = 0), all outputs (DQs, DQS, DQS#, RDQS, RDQS#) function normally. When disabled (E12 = 1), all DDR2 SDRAM device outputs (DQs, DQS, DQS#, RDQS, RDQS#) are disabled removing output buffer current. The OUTPUT disable feature is intended to be used during IDD characterization of read current.

On Die Termination (ODT)

ODT effective resistance $R_{TT(EFF)}$ is defined by bits E2 and E6 of the EMR as shown in Figure 7, Extended Mode Register Definition, on page 19. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DDR2 SDRAM device controller to independently turn on/off ODT for any or all devices. R_{TT} effective resistance values of 75Ω and 150Ω are selectable and apply to each DQ, DQS/DQS#, RDQS/RDQS#, and DM signals. Additionally, the -667 speed modules offer a third option of 50Ω. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

The ODT control pin is used to determine when $R_{TT(EFF)}$ is turned on and off, assuming ODT has been enabled via bits E2 and E6 of the EMR. The ODT feature and ODT input pin are only used during active, active power-down (both fast-exit and slow-exit modes), and precharge power-down modes of operation. If SELF REFRESH operation is used, $R_{TT(EFF)}$ should *always* be disabled and the ODT input pin is disabled by the DDR2 SDRAM device. During power-up and initialization of the DDR2 SDRAM device, ODT should be disabled until the EMR command is issued to enable the ODT feature, at which point the ODT pin will determine the $R_{TT(EFF)}$ value. Refer to the 256Mb, 512Mb, or 1Gb DDR2 SDRAM discrete data sheet for ODT timing diagrams.

Off-Chip Driver (OCD) Impedance Calibration

The OCD function is not supported and must be set to the default state, e “Initialization” on page 11, to properly set OCD defaults.

Posted CAS Additive Latency (AL)

Posted CAS additive latency (AL) is supported to make the command and data bus efficient for sustainable bandwidths in DDR2 SDRAM device. Bits E3–E5 define the value of AL as shown in Figure 7, Extended Mode Register Definition, on page 19. Bits E3–E5 allow the user to program the DDR2 SDRAM device with a CAS# additive latency of 0, 1, 2, 3, or 4 clocks. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

In this operation, the DDR2 SDRAM device allows a READ or WRITE command to be issued prior to $t_{RCD}(\text{MIN})$ with the requirement that $AL \leq t_{RCD}(\text{MIN})$. A typical application using this feature would set $AL = t_{RCD}(\text{MIN}) - 1 \times t_{CK}$. The READ or WRITE command is held for the time of the additive latency (AL) before it is issued internally to the DDR2 SDRAM device. READ Latency (RL) is controlled by the sum of the Posted CAS

additive latency (AL) and CAS Latency (CL); $RL = AL + CL$. Write latency (WL) is equal to READ latency minus one clock; $WL = AL + CL - 1 \times t_{CK}$. An example of a READ latency is shown in Figure 8, READ Latency. An example of a WRITE latency is shown in Figure 9, Write Latency.

Figure 8: READ Latency





Figure 9: Write Latency




Extended Mode Register 2 (EMR2)

The Extended Mode Register 2 (EMR2) controls functions beyond those controlled by the mode register. Currently all bits in EMR2 are reserved as shown in Figure 10, Extended Mode Register 2 (EMR2) Definition. The EMR2 is programmed via the LOAD MODE command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the extended mode register will not alter the contents of the memory array, provided it is performed correctly.

The extended mode register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time ^tMRD before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

Figure 10: Extended Mode Register 2 (EMR2) Definition




Extended Mode Register 3 (EMR3)

The Extended Mode Register 3 (EMR3) controls functions beyond those controlled by the mode register. Currently all bits in EMR3 are reserved as shown in Figure 11, Extended Mode Register 3 (EMR3) Definition. The EMR3 is programmed via the LOAD MODE command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the extended mode register will not alter the contents of the memory array, provided it is performed correctly.

The extended mode register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time ^tMRD before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

Figure 11: Extended Mode Register 3 (EMR3) Definition



Command Truth Tables

Table 7, Commands Truth Table provides a quick reference of DDR2 SDRAM device available commands. Refer to the 256Mb, 512Mb, or 1Gb DDR2 SDRAM component data sheet for more Truth Table definitions, including CKE power-down modes and device bank-to-bank commands.

Table 7: Commands Truth Table

Notes: 1, 5, 6

Function	CKE		S#	RAS#	CAS#	WE#	BA2 ⁸ , BA1, BA0	A13 ⁸ – A11	A10	A9–A0	Notes
	Previous Cycle	Current Cycle									
Mode Register Set	H	H	L	L	L	L	BA	OP Code			2
Refresh	H	H	L	L	L	H	X	X	X	X	
Self Refresh Entry	H	L	L	L	L	H	X	X	X	X	
Self Refresh Exit	L	H	X	X	X	X	X	X	X	X	7
			L	H	H	H	X	X	X	X	
Single Device Bank Precharge	H	H	L	L	H	L	BA	X	L	X	2
ALL Device Banks Precharge	H	H	L	L	H	L	X	X	H	X	
Device Bank Activate	H	H	L	L	H	H	BA	Row Address			2
Write	H	H	L	H	L	L	BA	Column Address	L	Column Address	2, 3
Write with Auto Precharge	H	H	L	H	L	L	BA	Column Address	H	Column Address	2, 3
Read	H	H	L	H	L	H	BA	Column Address	L	Column Address	2, 3
Read with Auto Precharge	H	H	L	H	L	H	BA	Column Address	H	Column Address	2, 3
No Operation	H	X	L	H	H	H	X	X	X	X	
Device Deselect	H	X	H	X	X	X	X	X	X	X	
Power-Down Entry	H	L	H	X	X	X	X	X	X	X	4
			L	H	H	H	X	X	X	X	
Power-Down Exit	L	H	H	X	X	X	X	X	X	X	4
			L	H	H	H	X	X	X	X	

- Notes: 1. All DDR2 SDRAM device commands are defined by states of S#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock.
2. Device Bank addresses (BA) BA0–BA1/BA2 determine which device bank is to be operated upon. For EMR, BA selects an extended mode register.
3. Burst reads or writes at BL = 4 cannot be terminated or interrupted. Refer to the 256Mb, 512Mb, or 1Gb DDR2 SDRAM discrete data sheet for other restrictions or details.
4. The Power Down Mode does not perform any refresh operations. The duration of power-down is therefore limited by the refresh requirements outlined in the AC parametric section.
5. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh. Refer to the 256Mb, 512Mb, or 1Gb DDR2 SDRAM discrete data sheet for other restrictions or details.
6. "X" means "H or L" (but a defined logic level).
7. Self refresh exit is asynchronous.
8. BA2 valid for 1GB only; A13 valid for 512MB and 1GB only.

Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 8: Absolute Maximum DC Ratings

Symbol	Parameter	MIN	MAX	Units	
VDD	VDD Supply Voltage Relative to Vss	-1.0	2.3	V	
VDDQ	VDDQ Supply Voltage Relative to Vss	-0.5	2.3	V	
VDDL	VDDL Supply Voltage Relative to Vss	-0.5	2.3	V	
VIN, VOUT	Voltage on any Pin Relative to Vss	-0.5	2.3	V	
T _{STG}	Storage Temperature	-55	100	°C	
T _{case}	DDR2 SDRAM Device Operating Temperature (Ambient)	0	85	°C	
T _{OPR}	Operating Temperature (Ambient)	0	55	°C	
I _I	Input Leakage Current; Any input $0V \leq V_{IN} \leq V_{DD}$; VREF input $0V \leq V_{IN} \leq 0.95V$; (All other pins not under test = 0V)	Command/Address, RAS#, CAS#, WE# S#, CKE	-45	45	μA
		CK, CK#	-15	15	
		DM	-5	5	
I _{OZ}	Output Leakage Current; $0V \leq V_{OUT} \leq V_{DDQ}$; DQs and ODT are disabled	DQ, DQS, DQS#	-5	5	μA
I _{VREF}	VREF Leakage Current; VREF = Valid VREF level		-18	18	μA

DC Operating Specifications

Table 9: Recommended DC Operating Conditions

All voltages referenced to Vss

Parameter	Symbol	MIN	NOM	MAX	Units	Notes
Supply Voltage	VDD	1.7	1.8	1.9	V	1
VDDL Supply Voltage	VDDL	1.7	1.8	1.9	V	4
I/O Supply Voltage	VDDQ	1.7	1.8	1.9	V	4
I/O Reference Voltage	VREF	0.49 x VDDQ	0.50 x VDDQ	0.51 x VDDQ	V	2
I/O Termination Voltage (system)	VTT	VREF - 40	VREF	VREF + 40	mV	3

- Notes:
1. VDD and VDDQ must track each other. VDDQ must be less than or equal to VDD.
 2. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±1percent of the DC value. Peak-to-peak AC noise on VREF may not exceed ±2 percent of VREF (DC). This measurement is to be taken at the nearest VREF bypass capacitor.
 3. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
 4. VDDQ tracks with VDD; VDDL tracks with VDD.



Input Electrical Characteristics and Operating Conditions

Table 10: Input DC Logic Levels

All voltages referenced to V_{SS}

Parameter	Symbol	MIN	MAX	Units	Notes
Input High (Logic 1) Voltage	V _{IH} (DC)	V _{REF} + 125	V _{DDQ} + 300	mV	
Input Low (Logic 0) Voltage	V _{IL} (DC)	-300	V _{REF} - 125	mV	

Table 11: Input AC Logic Levels

All voltages referenced to V_{SS}

Parameter	Symbol	MIN	MAX	Units	Notes
Input High (Logic 1) Voltage	V _{IH} (AC)	V _{REF} + 250	-	mV	
Input Low (Logic 0) Voltage (-40E/-53E)	V _{IL} (AC)	-	V _{REF} - 250	mV	
Input Low (Logic 0) Voltage (-667)	V _{IL} (AC)	-	V _{REF} - 250	mV	

IDD Specifications and Conditions

IDD specifications are tested after the device is properly initialized. 0°C ≤ T_{CASE} ≤ +85°C.
V_{DD} = V_{DDQ} = V_{DDL} = +1.8V ±0.1V; V_{REF}=V_{DDQ}/2.

Input slew rate is specified by AC Parametric Test Conditions. IDD parameters are specified with ODT disabled. Data bus consists of DQ, DM, DQS, DQS#. IDD values must be met with all combinations of EMR bits 10 and 11.

- Definitions for IDD Conditions:
- LOW is defined as V_{IN} ≤ V_{IL} (AC) (MAX)
- HIGH is defined as V_{IN} ≥ V_{IH} (AC) (MIN)
- STABLE is defined as inputs stable at a HIGH or LOW level
- FLOATING is defined as inputs at V_{REF} = V_{DDQ}/2
- SWITCHING is defined as inputs changing between HIGH and LOW every other clock cycle (once per two clocks) for address and control signals
- Switching is defined as inputs changing between HIGH and LOW every other data transfer (once per clock) for DQ signals not including masks or strobes

Table 12: General IDD Parameters

IDD Parameter		-667	-53E	-40E	Units
CL (IDD)		5	4	3	t _{CK}
t _{RCD} (IDD)		15	15	15	ns
t _{RC} (IDD)		55	55	55	ns
t _{RRD} (IDD)		7.5	7.5	7.5	ns
t _{CK} (IDD)		3	3.75	5	ns
t _{RAS} MIN (IDD)		45	45	40	ns
t _{RAS} MAX (IDD)		70,000	70,000	70,000	ns
t _{RP} (IDD)		15	15	15	ns
t _{RFC} (IDD)	256MB	75	75	75	ns
	512MB	105	105	105	ns
	1GB	127.5	127.5	127.5	ns



IDD7 Conditions

Table 13, IDD7 Timing Patterns – 256MB and 512MB, and Table 14, IDD7 Timing Patterns – 1GB, specify detailed timing requirements for IDD7. Changes will be required if timing parameter changes are made to the specification.

Legend: A = active; RA = read auto precharge; D = deselect. All banks are being interleaved at minimum t_{RC} (IDD) without violating t_{RRD} (IDD) using a BL = 4. Control and address bus inputs are STABLE during DESELECTs. IOUT = 0mA.

Table 13: IDD7 Timing Patterns – 256MB and 512MB

All bank interleave READ operation

Speed Grade	IdD7 Timing Patterns
-40E	A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D D
-53E	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D
-667	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D

Table 14: IDD7 Timing Patterns – 1GB

All bank interleave READ operation

Speed Grade	IdD7 Timing Patterns
-40E	A0 RA0 A1 RA1 A2 RA2 A3 RA3 A4 RA4 A5 RA5 A6 RA6 A7 RA7
-53E	A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D
-667	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D

Capacitance

At DDR2 data rates, Micron encourages designers to simulate the performance of the module to achieve optimum values. When inductance and delay parameters associated with trace lengths are used in simulations, they are significantly more accurate and realistic than a gross estimation of module capacitance. Simulations can then render a considerably more accurate result. JEDEC modules are now designed by using simulations to close timing budgets.

Table 15: DDR2 IDD Specifications and Conditions – 256MB

Values shown for DDR2 SDRAM components only

Parameter/Condition	Symbol	-667	-53E	-40E	Units
Operating one device bank active-precharge current; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RAS} = t_{RAS\ MIN}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD0	810	720	675	mA
Operating one device bank active-read-precharge current; $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RAS} = t_{RAS\ MIN}(IDD)$, $t_{RCD} = t_{RCD}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W.	IDD1	900	810	765	mA
Precharge power-down current; All device banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	IDD2P	45	45	45	mA
Precharge quiet standby current; All device banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	IDD2Q	360	315	225	mA
Precharge standby current; All device banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD2N	360	315	270	mA
Active power-down current; All device banks open; $t_{CK} = t_{CK}(IDD)$; CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	IDD3P	270	225	180	mA
		54	54	54	mA
Active standby current; All device banks open; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS\ MAX}(IDD)$, $t_{RP} = t_{RP}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD3N	450	360	270	mA
Operating burst write current; All device banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS\ MAX}(IDD)$, $t_{RP} = t_{RP}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD4W	1,710	1,440	1,125	mA
Operating burst read current; All device banks open, Continuous burst reads, $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS\ MAX}(IDD)$, $t_{RP} = t_{RP}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD4R	1,620	1,350	1,035	mA
Burst refresh current; $t_{CK} = t_{CK}(IDD)$; Refresh command at every $t_{RFC}(IDD)$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD5	1,620	1,530	1,485	mA
Self refresh current; CK and CK# at 0V; CKE $\leq 0.2V$; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING.	IDD6	45	45	45	mA
Operating device bank interleave read current; All device banks interleaving reads, $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = $t_{RCD}(IDD) - 1 \times t_{CK}(IDD)$; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RRD} = t_{RRD}(IDD)$, $t_{RCD} = t_{RCD}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING; See IDD7 Conditions for detail.	IDD7	2,250	2,160	2,070	mA

Table 16: DDR2 IDD Specifications and Conditions – 512MB

Values shown for DDR2 SDRAM components only

Parameter/Condition	Symbol	-667	-53E	-40E	Units
Operating one device bank active-precharge current; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RAS} = t_{RAS\ MIN}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD0	810	720	720	mA
Operating one device bank active-read-precharge current; $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RAS} = t_{RAS\ MIN}(IDD)$, $t_{RCD} = t_{RCD}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W.	IDD1	945	855	810	mA
Precharge power-down current; All device banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	IDD2P	45	45	45	mA
Precharge quiet standby current; All device banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	IDD2Q	450	360	315	mA
Precharge standby current; All device banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD2N	495	405	360	mA
Active power-down current; All device banks open; $t_{CK} = t_{CK}(IDD)$; CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	IDD3P	315	270	225	mA
		90	90	90	mA
Active standby current; All device banks open; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS\ MAX}(IDD)$, $t_{RP} = t_{RP}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD3N	585	495	405	mA
Operating burst write current; All device banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS\ MAX}(IDD)$, $t_{RP} = t_{RP}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD4W	1,395	1,170	990	mA
Operating burst read current; All device banks open, Continuous burst reads, $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS\ MAX}(IDD)$, $t_{RP} = t_{RP}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD4R	1,575	1,305	1,035	mA
Burst refresh current; $t_{CK} = t_{CK}(IDD)$; Refresh command at every $t_{RFC}(IDD)$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD5	1,890	1,800	1,710	mA
Self refresh current; CK and CK# at 0V; CKE $\leq 0.2V$; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING.	IDD6	45	45	45	mA
Operating device bank interleave read current; All device banks interleaving reads, $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = $t_{RCD}(IDD) - 1 \times t_{CK}(IDD)$; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RRD} = t_{RRD}(IDD)$, $t_{RCD} = t_{RCD}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING; See IDD7 Conditions for detail.	IDD7	2,520	2,340	2,070	mA

Table 17: DDR2 IDD Specifications and Conditions – 1GB

Values shown for DDR2 SDRAM components only

Parameter/Condition	Symbol	-667	-53E	-40E	Units
Operating one device bank active-precharge current; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RAS} = t_{RAS\ MIN}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD0	900	720	720	mA
Operating one device bank active-read-precharge current; $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RAS} = t_{RAS\ MIN}(IDD)$, $t_{RCD} = t_{RCD}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W.	IDD1	1,305	855	855	mA
Precharge power-down current; All device banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	IDD2P	63	45	45	mA
Precharge quiet standby current; All device banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	IDD2Q	540	369	315	mA
Precharge standby current; All device banks idle; $t_{CK} = t_{CK}(IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD2N	585	405	315	mA
Active power-down current; All device banks open; $t_{CK} = t_{CK}(IDD)$; CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	IDD3P	360	270	225	mA
		45	45	45	mA
Active standby current; All device banks open; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS\ MAX}(IDD)$, $t_{RP} = t_{RP}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD3N	630	450	360	mA
Operating burst write current; All device banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS\ MAX}(IDD)$, $t_{RP} = t_{RP}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD4W	1,620	1,170	1,080	mA
Operating burst read current; All device banks open, Continuous burst reads, $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = 0; $t_{CK} = t_{CK}(IDD)$, $t_{RAS} = t_{RAS\ MAX}(IDD)$, $t_{RP} = t_{RP}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD4R	1,845	1,305	1,215	mA
Burst refresh current; $t_{CK} = t_{CK}(IDD)$; Refresh command at every $t_{RFC}(IDD)$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	IDD5	2,430	2,250	2,160	mA
Self refresh current; CK and CK# at 0V; CKE $\leq 0.2V$; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING.	IDD6	63	45	45	mA
Operating device bank interleave read current; All device banks interleaving reads, $I_{OUT} = 0mA$; BL = 4, CL = CL(IDD), AL = $t_{RCD}(IDD) - 1 \times t_{CK}(IDD)$; $t_{CK} = t_{CK}(IDD)$, $t_{RC} = t_{RC}(IDD)$, $t_{RRD} = t_{RRD}(IDD)$, $t_{RCD} = t_{RCD}(IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING; See IDD7 Conditions for detail.	IDD7	3,060	2,655	2,655	mA



AC Timing and Operating Conditions

Table 18: AC Operating Conditions (Sheet 1 of 4)

Notes: 1–5; notes appear on page 35; $0^{\circ}\text{C} \leq T_{\text{CASE}} \leq +85^{\circ}\text{C}$; $V_{\text{DDQ}} = +1.8\text{V} \pm 0.1\text{V}$, $V_{\text{DD}} = +1.8\text{V} \pm 0.1\text{V}$

AC Characteristics				-667		-53E		-40E		Units	Notes
Parameter			Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
Clock	Clock cycle time	CL = 5	$t_{\text{CK}} (5)$	3,000	8,000	–	–	–	–	ps	16, 25
		CL = 4	$t_{\text{CK}} (4)$	3,750	8,000	3,750	8,000	5,000	8,000	ps	16, 25
		CL = 3	$t_{\text{CK}} (3)$	5,000	8,000	5,000	8,000	5,000	8,000	ps	16, 25
	CK high-level width		t_{CH}	0.45	0.55	0.45	0.55	0.45	0.55	t_{CK}	19
	CK low-level width		t_{CL}	0.45	0.55	0.45	0.55	0.45	0.55	t_{CK}	19
	Half clock period		t_{HP}	MIN (t_{CH} , t_{CL})		MIN (t_{CH} , t_{CL})		MIN (t_{CH} , t_{CL})		ps	20
	Clock jitter		t_{JIT}	TBD	TBD	TBD	TBD	TBD	TBD	ps	18
Data	DQ output access time from CK/ CK#		t_{AC}	-450	+450	-500	+500	-600	+600	ps	
	Data-out high-impedance window from CK/CK#		t_{HZ}		t_{AC} (MAX)		t_{AC} MAX		t_{AC} MAX	ps	8, 9
	Data-out low-impedance window from CK/CK#		t_{LZ}	t_{AC} (MIN)	t_{AC} (MAX)	t_{AC} MIN	t_{AC} MAX	t_{AC} MIN	t_{AC} MAX	ps	8, 10
	DQ and DM input setup time relative to DQS		t_{DS_a}	300		350		400		ps	7, 15, 22
	DQ and DM input hold time relative to DQS		t_{DH_a}	300		350		400		ps	7, 15, 22
	DQ and DM input setup time relative to DQS		t_{DS_b}	100		100		150		ps	7, 15, 22
	DQ and DM input hold time relative to DQS		t_{DH_b}	175		225		275		ps	7, 15, 22
	DQ and DM input pulse width (for each input)		t_{DIPW}	0.35		0.35		0.35		t_{CK}	
	Data hold skew factor		t_{QHS}		340		400		450	ps	
	DQ–DQS hold, DQS to first DQ to go nonvalid, per access		t_{QH}	$t_{\text{HP}} -$ t_{QHS}		$t_{\text{HP}} -$ t_{QHS}		$t_{\text{HP}} -$ t_{QHS}		ps	15, 17
	Data valid output window (DVW)		t_{DVW}	$t_{\text{QH}} -$ t_{DQSQ}		$t_{\text{QH}} -$ t_{DQSQ}		$t_{\text{QH}} -$ t_{DQSQ}		ns	15, 17



256MB, 512MB, 1GB (x72, SR, ECC) 240-Pin DDR2 SDRAM UDIMM AC Timing and Operating Conditions

Table 18: AC Operating Conditions (Sheet 2 of 4)

Notes: 1–5; notes appear on page 35; $0^{\circ}\text{C} \leq T_{\text{CASE}} \leq +85^{\circ}\text{C}$; $V_{\text{DDQ}} = +1.8\text{V} \pm 0.1\text{V}$, $V_{\text{DD}} = +1.8\text{V} \pm 0.1\text{V}$

AC Characteristics			-667		-53E		-40E		Units	Notes
Parameter		Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
Data Strobe	DQS input high pulse width	t_{DQSH}	0.35		0.35		0.35		t_{CK}	
	DQS input low pulse width	t_{DQSL}	0.35		0.35		0.35		t_{CK}	
	DQS output access time from CK/CK#	t_{DQSCK}	-400	+400	-450	+450	-500	+500	ps	
	DQS falling edge to CK rising – setup time	t_{DSS}	0.2		0.2		0.2		t_{CK}	
	DQS falling edge from CK rising – hold time	t_{DSH}	0.2		0.2		0.2		t_{CK}	
	DQS–DQ skew, DQS to last DQ valid, per group, per access	t_{DQSQ}		240		300		350	ps	15, 17
	DQS read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	t_{CK}	36
	DQS read postamble	t_{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	36
	DQS write preamble setup time	t_{WPRES}	0		0		0		ps	12, 13, 37
	DQS write preamble	t_{WPRE}	0.35		0.25		0.25		t_{CK}	
	DQS write postamble	t_{WPST}	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	11
	Write command to first DQS latching transition	t_{DQSS}	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	t_{CK}	

Table 18: AC Operating Conditions (Sheet 3 of 4)

Notes: 1–5; notes appear on page 35; $0^{\circ}\text{C} \leq T_{\text{CASE}} \leq +85^{\circ}\text{C}$; $V_{\text{DDQ}} = +1.8\text{V} \pm 0.1\text{V}$, $V_{\text{DD}} = +1.8\text{V} \pm 0.1\text{V}$

AC Characteristics			-667		-53E		-40E		Units	Notes
Parameter	Symbol		MIN	MAX	MIN	MAX	MIN	MAX		
Command and Address	Address and control input pulse width for each input	t_{IPW}	0.6		0.6		0.6		t_{CK}	
	Address and control input setup time	t_{ISa}	400		500		600		ps	6, 22
	Address and control input hold time	t_{IHa}	400		500		600		ps	6, 22
	Address and control input setup time	t_{ISb}	200		250		350		ps	6, 22
	Address and control input hold time	t_{IHb}	275		375		475		ps	6, 22
	CAS# to CAS# command delay	t_{CCD}	2		2		2		t_{CK}	
	ACTIVE to ACTIVE (same bank) command	t_{RC}	55		55		55		ns	34
	ACTIVE bank a to ACTIVE bank b command	t_{RRD}	7.5		7.5		7.5		ns	28
	ACTIVE to READ or WRITE delay	t_{RCD}	15		15		15		ns	
	Four Bank Activate period	t_{FAW}	37.5		37.5		37.5		ns	31
	ACTIVE to PRECHARGE command	t_{RAS}	40	70,000	40	70,000	40	70,000	ns	21, 34
	Internal READ to precharge command delay	t_{RTP}	7.5		7.5		7.5		ns	24, 28
	Write recovery time	t_{WR}	15		15		15		ns	28
	Auto precharge write recovery + precharge time	t_{DAL}	$t_{\text{WR}} + t_{\text{RP}}$		$t_{\text{WR}} + t_{\text{RP}}$		$t_{\text{WR}} + t_{\text{RP}}$		ns	23
	Internal WRITE to READ command delay	t_{WTR}	10		7.5		10		ns	28
	PRECHARGE command period	t_{RP}	15		15		15		ns	32
	PRECHARGE ALL command period	t_{RPA}	$t_{\text{RP}} + t_{\text{CK}}$		$t_{\text{RP}} + t_{\text{CK}}$		$t_{\text{RP}} + t_{\text{CK}}$		ns	32
	LOAD MODE command cycle time	t_{MRD}	2		2		2		t_{CK}	
	CKE low to CK,CK# uncertainty	t_{DELAY}	$t_{\text{IS}} + t_{\text{CK}} + t_{\text{IH}}$		$t_{\text{IS}} + t_{\text{CK}} + t_{\text{IH}}$		$t_{\text{IS}} + t_{\text{CK}} + t_{\text{IH}}$		ns	29
Self Refresh	REFRESH to Active or Refresh to Refresh command interval	t_{RFC} (256MB)	75	70,000	75	70,000	75	70,000	ns	14
		t_{RFC} (512MB)	105	70,000	105	70,000	105	70,000	ns	14
		t_{RFC} (1GB)	127.5	70,000	127.5	70,000	127.5	70,000	ns	14
	Average periodic refresh interval	t_{REFI}		7.8		7.8		7.8	μs	14
	Exit self refresh to non-READ command	t_{XSNR}	$t_{\text{RFC}} (\text{MIN}) + 10$		$t_{\text{RFC}} (\text{MIN}) + 10$		$t_{\text{RFC}} (\text{MIN}) + 10$		ns	
	Exit self refresh to READ command	t_{XSRD}	200		200		200		t_{CK}	
	Exit self refresh timing reference	t_{ISXR}	t_{IS}		t_{IS}		t_{IS}		ps	6, 30



256MB, 512MB, 1GB (x72, SR, ECC) 240-Pin DDR2 SDRAM UDIMM AC Timing and Operating Conditions


Table 18: AC Operating Conditions (Sheet 4 of 4)

Notes: 1–5; notes appear on page 35; $0^{\circ}\text{C} \leq T_{\text{CASE}} \leq +85^{\circ}\text{C}$; $V_{\text{DDQ}} = +1.8\text{V} \pm 0.1\text{V}$, $V_{\text{DD}} = +1.8\text{V} \pm 0.1\text{V}$

AC Characteristics			-667		-53E		-40E		Units	Notes
Parameter	Symbol		MIN	MAX	MIN	MAX	MIN	MAX		
ODT	ODT turn-on delay	t_{AOND}	2	2	2	2	2	2	t_{CK}	
	ODT turn-on	t_{AON}	t_{AC} (MIN)	t_{AC} (MAX) + 700	t_{AC} (MIN)	t_{AC} (MAX) + 1,000	t_{AC} (MIN)	t_{AC} (MAX) + 1000	ps	26
	ODT turn-off delay	t_{AOFD}	2.5	2.5	2.5	2.5	2.5	2.5	t_{CK}	
	ODT turn-off	t_{AOF}	t_{AC} (MIN)	t_{AC} (MAX) + 600	t_{AC} (MIN)	t_{AC} (MAX) + 600	t_{AC} (MIN)	t_{AC} (MAX) + 600	ps	27
	ODT turn-on (power-down mode)	t_{AONPD}	t_{AC} (MIN) + 2,000	$2 \times t_{\text{CK}} + t_{\text{AC}}$ (MAX) + 1,000	t_{AC} (MIN) + 2000	$2 \times t_{\text{CK}} + t_{\text{AC}}$ (MAX) + 1,000	t_{AC} (MIN) + 2,000	$2 \times t_{\text{CK}} + t_{\text{AC}}$ (MAX) + 1000	ps	
	ODT turn-off (power-down mode)	t_{AOFPD}	t_{AC} (MIN) + 2,000	$2.5 \times t_{\text{CK}} + t_{\text{AC}}$ (MAX) + 1,000	t_{AC} (MIN) + 2,000	$2.5 \times t_{\text{CK}} + t_{\text{AC}}$ (MAX) + 1,000	t_{AC} (MIN) + 2,000	$2.5 \times t_{\text{CK}} + t_{\text{AC}}$ (MAX) + 1,000	ps	
	ODT to power-down entry latency	t_{ANPD}	3		3		3		t_{CK}	
	ODT power-down exit latency	t_{AXPD}	8		8		8		t_{CK}	
Power-Down	Exit active power-down to READ command, MR[bit12=0]	t_{XARD}	2		2		2		t_{CK}	
	Exit active power-down to READ command, MR[bit12=1]	t_{XARDS}	7 - AL		6 - AL		6 - AL		t_{CK}	
	Exit precharge power-down to any non-READ command.	t_{XP}	2		2		2		t_{CK}	
	CKE minimum high/low time	t_{CKE}	3		3		3		t_{CK}	35

Notes

1. All voltages referenced to VSS.
2. Tests for AC timing, I_{DD}, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load:



4. AC timing and I_{DD} tests may use a V_{IL}-to-V_{IH} swing of up to 1.0V in the test environment and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1.0V/ns for signals in the range between V_{IL} (AC) and V_{IH} (AC). Slew rates less than 1.0V/ns require the timing parameters to be derated as specified.
5. The AC and DC input level specifications are as defined in the SSTL_18 standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6. Command/Address minimum input slew rate is at 1.0V/ns. Command/Address input timing must be derated if the slew rate is not 1.0V/ns. This is easily accommodated using ^tIS_b and the Setup and Hold Time Derating Values table. ^tIS timing (^tIS_b) is referenced from V_{IH} (AC) for a rising signal and V_{IL}(AC) for a falling signal. ^tIH timing (^tIH_b) is referenced from V_{IH}(AC) for a rising signal and V_{IL}(DC) for a falling signal. The timing table also lists the ^tIS_b and ^tIH_b values for a 1.0V/ns slew rate; these are the “base” values.
7. Data minimum input slew rate is at 1.0V/ns. Data input timing must be derated if the slew rate is not 1.0V/ns. This is easily accommodated if the timing is referenced from the logic trip points. ^tDS timing (^tDS_b) is referenced from V_{IH} (AC) for a rising signal and V_{IL} (AC) for a falling signal. ^tIH timing (^tIH_b) is referenced from V_{IH}(DC) for a rising signal and V_{IL}(DC) for a falling signal. The timing table lists the ^tDS_b and ^tDH_b values for a 1.0V/ns slew rate. If the DQS/DQS# differential strobe feature is not enabled, timing is no longer referenced to the crosspoint of DQS/DQS#. Data timing is now referenced to V_{REF}, provided the DQS slew rate is not less than 1.0V/ns. If the DQS slew rate is less than 1.0V/ns, then data timing is now referenced to V_{IH}(AC) for a rising DQS and V_{IL}(DC) for a falling DQS.
8. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (^tHZ) or begins driving (^tLZ).
9. This maximum value is derived from the referenced test load. ^tHZ (MAX) will prevail over ^tDQSCK (MAX) + ^tRPST (MAX) condition.
10. ^tLZ (MIN) will prevail over a ^tDQSCK (MIN) + ^tRPRE (MAX) condition.
11. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low or High-Z and that any signal transition within the input switching region must follow valid input requirements. That is if DQS transitions high (above V_{IHDC}(min)) then it must not transition low (below V_{IH}(DC)) prior to ^tDQSH (MIN).
12. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.

13. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on t_{DQSS} .
14. The refresh period is 64ms. This equates to an average refresh rate of 7.8125 μ s. However, a REFRESH command must be asserted at least once every 70.3 μ s or t_{RFC} (MAX). To ensure all rows of all banks are properly refreshed, 8192 REFRESH commands must be issued every 64ms.
15. Each byte lane has a corresponding DQS.
16. CK and CK# input slew rate must be $\geq 1V/ns$ ($\geq 2V/ns$ if measured differentially).
17. The data valid window is derived by achieving other specifications - t_{HP} , $(t_{CK}/2)$, t_{DQSQ} , and t_{QH} ($t_{QH} = t_{HP} - t_{QHS}$). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived.
18. t_{JIT} specification is currently TBD.
19. $MIN(t_{CL}, t_{CH})$ refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. This value can be greater than the minimum specification limits for t_{CL} and t_{CH}). For example, t_{CL} and t_{CH} are = 50 percent of the period, less the half period jitter [$t_{JIT}(HP)$] of the clock source, and less the half period jitter due to cross talk [$t_{JIT}(\text{cross talk})$] into the clock traces.
20. t_{HP} (MIN) is the lesser of t_{CL} minimum and t_{CH} minimum actually applied to the device CK and CK# inputs.
21. READs and WRITEs with auto precharge *are* allowed to be issued before t_{RAS} (MIN) is satisfied since t_{RAS} lockout feature is supported in DDR2 SDRAM devices.
22. VIL/VIH DDR2 overshoot/undershoot. REFER TO the 256Mb, 512Mb, or 1Gb DDR2 SDRAM data sheet for more detail.
23. $t_{DAL} = (nWR) + (t_{RP}/t_{CK})$: For each of the terms above, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period; nWR refers to the t_{WR} parameter stored in the MR[11,10,9]. Example: For -53E at $t_{CK} = 3.75$ ns with t_{WR} programmed to four clocks. $t_{DAL} = 4 + (15 \text{ ns}/3.75 \text{ ns}) \text{ clocks} = 4 + (4) \text{ clocks} = 8 \text{ clocks}$.
24. The minimum READ to internal PRECHARGE time. This parameter is only applicable when $t_{RTP}/(2 \cdot t_{CK}) > 1$. If $t_{RTP}/(2 \cdot t_{CK}) \leq 1$, then equation AL + BL/2 applies. Notwithstanding, t_{RAS} (MIN) has to be satisfied as well. The DDR2 SDRAM device will automatically delay the internal PRECHARGE command until t_{RAS} (MIN) has been satisfied.
25. Operating frequency is only allowed to change during self refresh mode, precharge power-down mode, and system reset condition.
26. ODT turn-on time t_{AON} (MIN) is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn-on time t_{AON} (MAX) is when the ODT resistance is fully on. Both are measured from t_{AOND} .
27. ODT turn-off time t_{AOF} (MIN) is when the device starts to turn off ODT resistance. ODT turn off time t_{AOF} (MAX) is when the bus is in high impedance. Both are measured from t_{AOFD} .
28. This parameter has a two clock minimum requirement at any t_{CK} .
29. t_{DELAY} is calculated from $t_{IS} + t_{CK} + t_{IH}$ so that CKE registration LOW is guaranteed prior to CK, CK# being removed in a system RESET condition.
30. t_{ISXR} is equal to t_{IS} and is used for CKE setup time during self refresh exit.
31. No more than 4 bank ACTIVE commands may be issued in a given $t_{FAW}(\text{min})$ period. $t_{RRD}(\text{min})$ restriction still applies. The $t_{FAW}(\text{min})$ parameter applies to all 8 bank DDR2 devices, regardless of the number of banks already open or closed.

32. t_{RPA} timing applies when the PRECHARGE(ALL) command is issued, regardless of the number of banks already open or closed. If a single-bank PRECHARGE command is issued, t_{RP} timing applies. $t_{RPA(MIN)}$ applies to all 8-bank DDR2 devices.
33. Value is minimum pulse width, not the number of clock registrations.
34. Applicable to Read cycles only. Write cycles generally require additional time due to Write recovery time (t_{WR}) during auto precharge.
35. $t_{CKE (MIN)}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{IS} + 2 \times t_{CK} + t_{IH}$.
36. This parameter is not referenced to a specific voltage level, but specified when the device output is no longer driving (t_{RPST}) or beginning to drive (t_{RPRE}).
37. When DQS is used single-ended, the minimum limit is reduced by 100ps.

Serial Presence-Detect

SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figure 12, Data Validity, and Figure 13, Definition of Start and Stop).

SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD Stop Condition

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 14, Acknowledge Response From Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 12: Data Validity




Figure 13: Definition of Start and Stop




Figure 14: Acknowledge Response From Receiver




Table 19: EEPROM Device Select Code
The most significant bit (b7) is sent first

Select Code	Device Type Identifier				Chip Enable			R $\overline{W}$
	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	R $\overline{W}$
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	R $\overline{W}$

Table 20: EEPROM Operating Modes

Mode	R $\overline{W}$ Bit	$\overline{WC}$	Bytes	Initial Sequence
Current Address Read	1	V _{IH} or V _{IL}	1	START, Device Select, R $\overline{W}$ = '1'
Random Address Read	0	V _{IH} or V _{IL}	1	START, Device Select, R $\overline{W}$ = '0', Address
	1	V _{IH} or V _{IL}	1	reSTART, Device Select, R $\overline{W}$ = '1'
Sequential Read	1	V _{IH} or V _{IL}	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V _{IL}	1	START, Device Select, R $\overline{W}$ = '0'
Page Write	0	V _{IL}	≤ 16	START, Device Select, R $\overline{W}$ = '0'

Figure 15: SPD EEPROM Timing Diagram




Table 21: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to VSS; VDDSPD = +1.7V to +3.6V

Parameter/Condition	Symbol	Min	Max	Units
Supply Voltage	VDDSPD	1.7	3.6	V
Input High Voltage: Logic 1; All inputs	V _{IH}	VDDSPD × 0.7	VDDSPD + 0.5	V
Input Low Voltage: Logic 0; All inputs	V _{IL}	-0.6	VDDSPD × 0.3	V
Output Low Voltage: I _{OUT} = 3mA	V _{OL}	—	0.4	V
Input Leakage Current: V _{IN} = GND to VDD	I _{LI}	0.10	3	μA
Output Leakage Current: V _{OUT} = GND to VDD	I _{LO}	0.05	3	μA
Standby Current	I _{SB}	1.6	4	μA
Power Supply Current, READ: SCL clock frequency = 100 KHz	I _{CC-R}	0.4	1	mA
Power Supply Current, WRITE: SCL clock frequency = 100 KHz	I _{CC-W}	2	3	mA

Table 22: Serial Presence-Detect EEPROM AC Operating Conditions

All voltages referenced to VSS; VDDSPD = +1.7V to +3.6V

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	t _{AA}	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	t _{BUF}	1.3		μs	
Data-out hold time	t _{DH}	200		ns	
SDA and SCL fall time	t _F		300	ns	2
Data-in hold time	t _{HD:DAT}	0		μs	
Start condition hold time	t _{HD:STA}	0.6		μs	
Clock HIGH period	t _{HIGH}	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	t _I		50	ns	
Clock LOW period	t _{LOW}	1.3		μs	
SDA and SCL rise time	t _R		0.3	μs	2
SCL clock frequency	f _{SCL}		400	KHz	
Data-in setup time	t _{SU:DAT}	100		ns	
Start condition setup time	t _{SU:STA}	0.6		μs	3
Stop condition setup time	t _{SU:STO}	0.6		μs	
WRITE cycle time	t _{WRC}		10	ms	4

- Notes: 1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
2. This parameter is sampled.
3. For a reSTART condition, or following a WRITE cycle.
4. The SPD EEPROM WRITE cycle time (t_{WRC}) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.



Table 23: Serial Presence-Detect Matrix
 "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

Byte	Description	Entry (Version)	MT9HTF3272A	MT9HTF6472A	MT9HTF12872A
0	Number of SPD Bytes Used by Micron	128	80	80	80
1	Total Number of Bytes in SPD Device	256	08	08	08
2	Fundamental Memory Type	DDR2 SDRAM	08	08	08
3	Number of Row Addresses on Assembly	13, 14	0D	0E	0E
4	Number of Column Addresses on Assembly	10	0A	0A	0A
5	DIMM Height and Module Ranks	1.18in., Single Rank	60	60	60
6	Module Data Width	72	48	48	48
7	Module Data Width (Continued)	0	00	00	00
8	Module Voltage Interface Levels	SSTL 1.8V	05	05	05
9	SDRAM Cycle Time, t_{CK} (CL = Maximum value, see byte 18)	-667 -53E -40E	30 3D 50	30 3D 50	30 3D 50
10	SDRAM Access from Clock, t_{AC} (CL = Maximum value, see byte 18)	-667 -53E -40E	45 50 60	45 50 60	45 50 60
11	Module Configuration Type		02	02	02
12	Refresh Rate/Type	7.81 μ s/SELF	82	82	82
13	SDRAM Device Width (Primary SDRAM)	8	08	08	08
14	Error-checking SDRAM Data Width	8	08	08	08
15	Minimum Clock Delay, Back-to-Back Random Column Access	1 clock	00	00	00
16	Burst Lengths Supported	4, 8	0C	0C	0C
17	Number of Banks on SDRAM Device	4 or 8	04	04	08
18	CAS Latencies Supported	-667 (5, 4, 3) -53E/-40E (4, 3)	38 18	38 18	38 18
19	Module Thickness		01	01	01
20	DDR2 DIMM Type	Unbuffered DIMM	02	02	02
21	SDRAM Module Attributes		00	00	00
22	SDRAM Device Attributes: Weak Driver (01) and 50 Ω ODT (03)	-667 -53E/-40E	03 01	03 01	03 01
23	SDRAM Cycle Time, t_{CK} , Max. CL - 1	-667 -53E/-40E	3D 50	3D 50	3D 50
24	SDRAM Access from CK, t_{AC} , Max. CL - 1	-667 -53E -40E	45 50 60	45 50 60	45 50 60
25	SDRAM Cycle Time, t_{CK} , Max. CL - 2	-667 -53E/-40E(N/A)	50 00	50 00	50 00
26	SDRAM Access from CK, t_{AC} , Max. CL - 2	-667 -53E/-40E(N/A)	45 00	45 00	45 00
27	Minimum Row Precharge Time, t_{RP}		3C	3C	3C
28	Minimum Row Active to Row Active, t_{RRD}		1E	1E	1E
29	Minimum RAS# to CAS# Delay, t_{RCD}		3C	3C	3C
30	Minimum RAS# Pulse Width, t_{RAS} (see note 1)	-667/-53E -40E	2D 28	2D 28	2D 28
31	Module Rank Density	256MB, 512MB, 1GB	40	80	01

Table 23: Serial Presence-Detect Matrix
 "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

Byte	Description	Entry (Version)	MT9HTF3272A	MT9HTF6472A	MT9HTF12872A
32	Address and Command Setup Time, t_{IS_b}	-667 -53E -40E	20 25 35	20 25 35	20 25 35
33	Address and Command Hold Time, t_{IH_b}	-667 -53E -40E	27 37 47	27 37 47	27 37 47
34	Data/ Data Mask Input Setup Time, t_{DS_b}	-667/-53E -40E	10 15	10 15	10 15
35	Data/ Data Mask Input Hold Time, t_{DH_b}	-667 -53E -40E	17 22 27	17 22 27	17 22 27
36	Write Recovery Time, t_{WR}		3C	3C	3C
37	Write to Read CMD Delay, t_{WTR}	-667/-53E -40E	1E 28	1E 28	1E 28
38	Read to Precharge CMD Delay, t_{RTP}		1E	1E	1E
39	Mem Analysis Probe		00	00	00
40	Extension for bytes 41 and 42		00	00	06
41	Min Active Auto Refresh Time, t_{RC}	-667/-53E -40E	3C 37	3C 37	3C 37
42	Minimum Auto Refresh to Active/ Auto Refresh Command Period, t_{RFC}		4B	69	7F
43	SDRAM Device Max Cycle Time, t_{CKMAX}		80	80	80
44	SDRAM Device Max DQS-DQ Skew Time, t_{DQSQ}	-667 -53E -40E	18 1E 23	18 1E 23	18 1E 23
45	SDRAM Device Max Read Data Hold Skew Factor, t_{QHS}	-667 -53E -40E	22 28 2D	22 28 2D	22 28 2D
46	PLL Relock Time		00	00	00
47-61	Optional features, not supported		00	00	00
62	SPD Revision	Release 1.2	12	12	12
63	Checksum For Bytes 0-62	-667 -53E -40E	FE A9 10	5D 08 6F	FE A9 10
64	Manufacturer's JEDEC ID Code	MICRON	2C	2C	2C
65-71	Manufacturer's JEDEC ID Code	(Continued)	FF	FF	FF
72	Manufacturing Location	01-12	01-0C	01-0C	01-0C
73-90	Module Part Number (ASCII)		Variable Data	Variable Data	Variable Data
91	PCB Identification Code	1-9	01-09	01-09	01-09
92	Identification Code (Continued)	0	00	00	00
93	Year of Manufacture in BCD		Variable Data	Variable Data	Variable Data
94	Week of Manufacture in BCD		Variable Data	Variable Data	Variable Data
95-98	Module Serial Number		Variable Data	Variable Data	Variable Data
99-127	Manufacturer-Specific Data (RSVD)		-	-	-


Notes: 1. The t_{RAS} SPD value shown is based on the JEDEC standard value of 45 ns; the actual device specification is $t_{RAS} = 40ns$.

Module Dimensions

All dimensions are in inches (millimeters); $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

The dimensional diagram is for reference only. Refer to the MO document for complete design dimensions.

Figure 16: 240-pin DIMM DDR2 Module Dimensions



Data Sheet Designation

Released (No Mark): This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
 prodmtg@micron.com www.micron.com Customer Comment Line: 800-932-4992
 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc.
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.