

PBLS4002D

40 V PNP BISS loadswitch

Rev. 03 — 5 January 2009 Product data sheet

1. Product profile

1.1 General description

PNP low V_{CEsat} Breakthrough In Small Signal (BISS) transistor and NPN Resistor-Equipped Transistor (RET) in a SOT457 (SC-74) small Surface-Mounted Device (SMD) plastic package.

1.2 Features

- Low V_{CEsat} (BISS) and resistor-equipped transistor in one package
- Low threshold voltage (<1 V) compared to MOSFET
- Low drive power required
- Space-saving solution
- Reduction of component count

1.3 Applications

- Supply line switches
- Battery charger switches
- High-side switches for LEDs, drivers and backlights
- Portable equipment

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
TR1; PNP low V_{CEsat} transistor							
V_{CEO}	collector-emitter voltage	open base		-	-	–40	V
I_C	collector current		[1]	-	-	–1	A
R_{CEsat}	collector-emitter saturation resistance	I_C = –500 mA; I_B = –50 mA	[2]	-	240	340	mΩ
TR2; NPN resistor-equipped transistor							
V_{CEO}	collector-emitter voltage	open base		-	-	50	V
I_O	output current			-	-	100	mA
R1	bias resistor 1 (input)			3.3	4.7	6.1	kΩ
R2/R1	bias resistor ratio			0.8	1	1.2	



[1] Device mounted on a ceramic Printed-Circuit Board (PCB), Al_2O_3, standard footprint.

[2] Pulse test: $t_p \leq 300\ \mu s$; $\delta \leq 0.02$.

NXP founded by Philips

2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Graphic symbol
1	emitter TR1		
2	base TR1		
3	output (collector) TR2		
4	GND (emitter) TR2		
5	input (base) TR2		
6	collector TR1		

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PBLS4002D	SC-74	plastic surface-mounted package (TSOP6); 6 leads	SOT457

4. Marking

Table 4. Marking codes

Type number	Marking code
PBLS4002D	R2

5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
TR1; PNP low V_{CEsat} transistor						
V_{CBO}	collector-base voltage	open emitter		-	–40	V
V_{CEO}	collector-emitter voltage	open base		-	–40	V
V_{EBO}	emitter-base voltage	open collector		-	–5	V
I_C	collector current		[1]	-	–0.7	A
			[2]	-	–0.85	A
			[3]	-	–1	A
I_{CM}	peak collector current	single pulse; $t_p \leq 1$ ms		-	–2	A
I_B	base current			-	–0.3	A
I_{BM}	peak base current	single pulse; $t_p \leq 1$ ms		-	–1	A

© NXP B.V. 2009. All rights reserved.

Table 5. Limiting values *…continued*

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions		Min	Max	Unit
P_{tot}	total power dissipation	$T_{amb} \leq 25$ °C	[1]	-	250	mW
			[2]	-	350	mW
			[3]	-	400	mW
TR2; NPN resistor-equipped transistor						
V_{CBO}	collector-base voltage	open emitter		-	50	V
V_{CEO}	collector-emitter voltage	open base		-	50	V
V_{EBO}	emitter-base voltage	open collector		-	10	V
V_I	input voltage					
	positive			-	+30	V
	negative			-	–10	V
I_O	output current			-	100	mA
I_{CM}	peak collector current	single pulse; $t_p \leq 1$ ms		-	100	mA
P_{tot}	total power dissipation	$T_{amb} \leq 25$ °C		-	200	mW
Per device						
P_{tot}	total power dissipation		[1]	-	400	mW
			[2]	-	530	mW
			[3]	-	600	mW
T_j	junction temperature			-	150	°C
T_{amb}	ambient temperature			–65	+150	°C
T_{stg}	storage temperature			–65	+150	°C

[1] Device mounted on an FR4 (PCB), single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm^2.

[3] Device mounted on a ceramic PCB, Al_2O_3, standard footprint.

© NXP B.V. 2009. All rights reserved.



(1) Ceramic PCB, Al_2O_3, standard footprint

(2) FR4 PCB, mounting pad for collector 1 cm^2

(3) FR4 PCB, standard footprint

Fig 1. Power derating curves

6. Thermal characteristics

Table 6. Thermal characteristics


Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Per device							
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	[1]	-	-	312	K/W
			[2]	-	-	236	K/W
			[3]	-	-	210	K/W
Per TR1; PNP low V_{CEsat} transistor							
$R_{th(j-sp)}$	thermal resistance from junction to solder point			-	-	105	K/W

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm^2.


[3] Device mounted on a ceramic PCB, Al_2O_3, standard footprint.

© NXP B.V. 2009. All rights reserved.



FR4 PCB, standard footprint


Fig 2. TR1 (PNP): Transient thermal impedance from junction to ambient as a function of pulse duration; typical values



FR4 PCB, mounting pad for collector 1 cm^2

Fig 3. TR1 (PNP): Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

© NXP B.V. 2009. All rights reserved.



Ceramic PCB, Al_2O_3, standard footprint

Fig 4. TR1 (PNP): Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

7. Characteristics

Table 7. Characteristics

T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
TR1; PNP low V_{CEsat} transistor							
I_{CBO}	collector-base cut-off current	V_{CB} = –40 V; I_E = 0 A		-	-	–0.1	µA
		V_{CB} = –40 V; I_E = 0 A; T_j = 150 °C		-	-	–50	µA
I_{CES}	collector-emitter cut-off current	V_{CE} = –30 V; V_{BE} = 0 V		-	-	–0.1	µA
I_{EBO}	emitter-base cut-off current	V_{EB} = –5 V; I_C = 0 A		-	-	–0.1	µA
h_{FE}	DC current gain	V_{CE} = –5 V; I_C = –1 mA		300	-	-	
		V_{CE} = –5 V; I_C = –100 mA	[1]	300	-	800	
		V_{CE} = –5 V; I_C = –500 mA	[1]	215	-	-	
		V_{CE} = –5 V; I_C = –1 A	[1]	150	-	-	
V_{CEsat}	collector-emitter saturation voltage	I_C = –100 mA; I_B = –1 mA		-	–80	–140	mV
		I_C = –500 mA; I_B = –50 mA	[1]	-	–120	–170	mV
		I_C = –1 A; I_B = –100 mA	[1]	-	–220	–310	mV
R_{CEsat}	collector-emitter saturation resistance	I_C = –500 mA; I_B = –50 mA	[1]	-	240	340	mΩ
V_{BEsat}	base-emitter saturation voltage	I_C = –1 A; I_B = –50 mA	[1]	-	-	–1.1	V
V_{BEon}	base-emitter turn-on voltage	V_{CE} = –5 V; I_C = –1 A	[1]	-	-	–1	V

© NXP B.V. 2009. All rights reserved.


Table 7. Characteristics *...continued*

T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_T	transition frequency	I_C = –50 mA; V_{CE} = –10 V; f = 100 MHz	150	-	-	MHz
C_c	collector capacitance	V_{CB} = –10 V; I_E = i_e = 0 A; f = 1 MHz	-	-	12	pF
TR2; NPN resistor-equipped transistor						
I_{CBO}	collector-base cut-off current	V_{CB} = 50 V; I_E = 0 A	-	-	100	nA
I_{CEO}	collector-emitter cut-off current	V_{CE} = 30 V; I_B = 0 A	-	-	1	µA
		V_{CE} = 30 V; I_B = 0 A; T_j = 150 °C	-	-	50	µA
I_{EBO}	emitter-base cut-off current	V_{EB} = 5 V; I_C = 0 A	-	-	900	µA
h_{FE}	DC current gain	V_{CE} = 5 V; I_C = 10 mA	30	-	-	
V_{CEsat}	collector-emitter saturation voltage	I_C = 10 mA; I_B = 0.5 mA	-	-	150	mV
$V_{I(off)}$	off-state input voltage	V_{CE} = 5 V; I_C = 100 µA	-	1.1	0.5	V
$V_{I(on)}$	on-state input voltage	V_{CE} = 0.3 V; I_C = 20 mA	2.5	1.9	-	V
R1	bias resistor 1 (input)		3.3	4.7	6.1	kΩ
R2/R1	bias resistor ratio		0.8	1	1.2	
C_c	collector capacitance	V_{CB} = 10 V; I_E = i_e = 0 A; f = 1 MHz	-	-	2.5	pF

[1] Pulse test: $t_p \leq 300$ µs; $\delta \leq 0.02$.

© NXP B.V. 2009. All rights reserved.




V_{CE} = −5 V

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C


(3) T_{amb} = −55 °C

Fig 5. TR1 (PNP): DC current gain as a function of collector current; typical values



T_{amb} = 25 °C

Fig 6. TR1 (PNP): Collector current as a function of collector-emitter voltage; typical values




V_{CE} = −5 V

(1) T_{amb} = −55 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = 100 °C

Fig 7. TR1 (PNP): Base-emitter voltage as a function of collector current; typical values



I_C/I_B = 20


(1) T_{amb} = −55 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = 100 °C

Fig 8. TR1 (PNP): Base-emitter saturation voltage as a function of collector current; typical values

© NXP B.V. 2009. All rights reserved.




I_C/I_B = 20

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = −55 °C

Fig 9. TR1 (PNP): Collector-emitter saturation voltage as a function of collector current; typical values




T_{amb} = 25 °C

(1) I_C/I_B = 100

(2) I_C/I_B = 50

(3) I_C/I_B = 10

Fig 10. TR1 (PNP): Collector-emitter saturation voltage as a function of collector current; typical values




I_C/I_B = 20

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = −55 °C

Fig 11. TR1 (PNP): Collector-emitter saturation resistance as a function of collector current; typical values



T_{amb} = 25 °C


(1) I_C/I_B = 100

(2) I_C/I_B = 50

(3) I_C/I_B = 10

Fig 12. TR1 (PNP): Collector-emitter saturation resistance as a function of collector current; typical values

© NXP B.V. 2009. All rights reserved.




V_{CE} = 5 V

(1) T_{amb} = 150 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = –40 °C

Fig 13. TR2 (NPN): DC current gain as a function of collector current; typical values




I_C/I_B = 20

(1) T_{amb} = 100 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = –40 °C

Fig 14. TR2 (NPN): Collector-emitter saturation voltage as a function of collector current; typical values




V_{CE} = 0.3 V

(1) T_{amb} = –40 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = 100 °C

Fig 15. TR2 (NPN): On-state input voltage as a function of collector current; typical values



V_{CE} = 5 V

(1) T_{amb} = –40 °C

(2) T_{amb} = 25 °C

(3) T_{amb} = 100 °C

Fig 16. TR2 (NPN): Off-state input voltage as a function of collector current; typical values

© NXP B.V. 2009. All rights reserved.

8. Package outline




Fig 17. Package outline SOT457 (SC-74)

9. Packing information

Table 8. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description		Packing quantity	
				3000	10000
PBLS4002D	SOT457	4 mm pitch, 8 mm tape and reel; T1	[2]	-115	-135
		4 mm pitch, 8 mm tape and reel; T2	[3]	-125	-165

[1] For further information and the availability of packing methods, see Section 13.

[2] T1: normal taping

[3] T2: reverse taping

© NXP B.V. 2009. All rights reserved.

10. Soldering




Fig 18. Reflow soldering footprint SOT457 (SC-74)




Fig 19. Wave soldering footprint SOT457 (SC-74)

© NXP B.V. 2009. All rights reserved.

11. Revision history

Table 9. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PBLS4002D_3	20090105	Product data sheet	-	PBLS4002D_2
Modifications:	• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Figure 5, 9 and 10: amended • Section 12 “Legal information”: updated			
PBLS4002D_2	20050704	Product data sheet	-	PBLS4002D_1
PBLS4002D_1	20041201	Objective data sheet	-	-

© NXP B.V. 2009. All rights reserved.

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

12.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

© NXP B.V. 2009. All rights reserved.

14. Contents

1	**Product profile**	**1**
1.1	General description	1
1.2	Features	1
1.3	Applications	1
1.4	Quick reference data	1
2	**Pinning information**	**2**
3	**Ordering information**	**2**
4	**Marking**	**2**
5	**Limiting values**	**2**
6	**Thermal characteristics**	**4**
7	**Characteristics**	**6**
8	**Package outline**	**11**
9	**Packing information**	**11**
10	**Soldering**	**12**
11	**Revision history**	**13**
12	**Legal information**	**14**
12.1	Data sheet status	14
12.2	Definitions	14
12.3	Disclaimers	14
12.4	Trademarks	14
13	**Contact information**	**14**
14	**Contents**	**15**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009. **All rights reserved.**

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 5 January 2009
Document identifier: PBLS4002D_3

founded by

PHILIPS