STL7NM60N


N-channel 600 V, 0.805 Ω, 5.8 A PowerFLAT™ 5x5 MDmesh™ II Power MOSFET

Features

Order code	V_{DSS} @ T_{JMAX}	$R_{DS(on)}$ max.	I_D
STL7NM60N	650 V	< 0.90 Ω	5.8 A(1)

1. The value is rated according Rthj-case

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance



PowerFLAT™ 5x5


Application

- Switching applications

Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Figure 1. Internal schematic diagram



Top view

Table 1. Device summary

Order code	Marking	Package	Packaging
STL7NM60N	7NM60N	PowerFLAT™ 5x5	Tape and reel

Contents

1 Electrical ratings 3

2 Electrical characteristics 4

2.1 Electrical characteristics (curves) 6

3 Test circuits 8

4 Package mechanical data 9

5 Revision history 12

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	600	V
V_{GS}	Gate-source voltage	± 25	V
I_D (1)	Drain current (continuous) at T_C = 25 °C	5.8	A
I_D (1)	Drain current (continuous) at T_C=100 °C	3.7	A
I_D (2)	Drain current (continuous) at T_{amb} = 25 °C	1.4	A
I_D (2)	Drain current (continuous) at T_{amb} =100 °C	0.9	A
I_{DM} (2)(3)	Drain current (pulsed)	5.6	A
P_{TOT} (2)	Total dissipation at T_{amb} = 25 °C	4	W
P_{TOT} (1)	Total dissipation at T_C = 25 °C	68	W
I_{AS}	Avalanche current, repetitive or not-repetitive (3)	2	A
E_{AS}	Single pulse avalanche energy (4)	119	mJ
dv/dt (5)	Peak diode recovery voltage slope	15	V/ns
T_J T_{stg}	Operating junction temperature storage temperature	-55 to 150	°C

1. The value is rated according $R_{thj\text{-}case}$.
2. When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 sec
3. Pulse width limited by Tjmax
4. Starting Tj = 25 °C, I_D= I_{AS}, V_{DD} = 50 V
5. I_{SD} ≤ 5.8 A, dv/dt ≤ 400 A/µs,V_{DS} peak ≤$V_{(BR)DSS}$, V_{DD}= 80% $V_{(BR)DSS}$.

Table 3. Thermal resistance

Symbol	Parameter	Value	Unit
$R_{thj\text{-}case}$	Thermal resistance junction-case max.	1.85	°C/W
$R_{thj\text{-}amb}$ (1)	Thermal resistance junction-amb max.	31.3	°C/W

1. When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 sec.

2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage (V_{GS}= 0)	I_D = 1 mA	600			V
I_{DSS}	Zero gate voltage drain current (V_{GS} = 0)	V_{DS} = 600 V, V_{DS} = 600 V, T_c = 125 °C			1 100	µA µA
I_{GSS}	Gate body leakage current (V_{DS} = 0)	V_{GS} = ± 25 V			100	nA
$V_{GS(th)}$	Gate threshold voltage	V_{DS}= V_{GS}, I_D = 250 µA	2	3	4	V
$R_{DS(on)}$	Static drain-source on resistance	V_{GS}= 10 V, I_D= 2.5 A		0.805	0.90	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V_{DS} = 50V, f=1 MHz, V_{GS}=0	-	363 24.6 1.1	-	pF pF pF
$C_{oss\ eq.}$ (1)	Output equivalent capacitance	V_{GS} =0, V_{DS} =0 to 480 V	-	130	-	pF
Rg	Gate input resistance	f=1 MHz gate DC bias=0 test signal level = 20 mV open drain	-	5.4	-	Ω
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	V_{DD}= 480 V, I_D = 5 A V_{GS} =10 V *(see Figure 15)*	-	14 2.7 2.7	-	nC nC nC

1. $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD}= 300 V, I_D = 2.5 A, R_G= 4.7 Ω, V_{GS} = 10 V *(see Figure 14)*		7 10 26 12		ns ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
I_{SD}	Source-drain current		-		5.8	A
I_{SDM} (1), (2)	Source-drain current (pulsed)				23	A
V_{SD} (3)	Forward on voltage	I_{SD}= 5 A, V_{GS}=0	-		1.3	V
t_{rr} Q_{rr} I_{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I_{SD}= 5 A, di/dt = 100 A/µs, V_{DD} = 60 V *(see Figure 16)*	-	213 1.5 14		ns nC A
t_{rr} Q_{rr} I_{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I_{SD}= 5 A, di/dt = 100 A/µs, V_{DD} = 60 V, Tj= 150 °C *(see Figure 16)*	-	265 1.8 14		ns nC A

1. Pulse width limited by safe operating area.
2. When mounted on FR-4 board of 1inch², 2 oz Cu.
3. Pulsed: pulse duration = 300 µs, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Gate charge vs gate-source voltage




Figure 7. Static drain-source on resistance




Figure 8. Capacitance variations




Figure 9. Output capacitance stored energy




Figure 10. Normalized gate threshold voltage vs temperature




Figure 11. Normalized on resistance vs temperature




Figure 12. Normalized B_{VDSS} vs temperature





Figure 13. Source-drain diode forward characteristics



3 Test circuits

Figure 14. Switching times test circuit for resistive load




Figure 15. Gate charge test circuit




Figure 16. Test circuit for inductive load switching and diode recovery times




Figure 17. Unclamped inductive load test circuit




Figure 18. Unclamped inductive waveform





Figure 19. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *www.st.com*.
ECOPACK® is an ST trademark.

Table 8. PowerFLAT™ 5x5 mechanical dimensions

Dim.	mm		
	Min.	Typ.	Max.
A	0.80	0.90	1.0
A1	0	0.02	0.05
A3		0.24	
D	4.90	5.0	5.10
E	4.90	5.0	5.10
E2	2.49	2.57	2.64
e	1.22	1.27	1.32
b	0.43	0.51	0.58
c	0.64	0.71	0.79

Figure 20. PowerFLAT™ 5x5 mechanical drawing





Figure 21. PowerFLAT™ 5x5 recommended footprint (dimensions in mm)



5 Revision history

Table 9. Document revision history

Date	Revision	Changes
18-Jan-2011	1	First release.
10-Nov-2011	2	Updated *Figure 1: Internal schematic diagram* in cover page. Updated *Table 2: Absolute maximum ratings* and *Section 4: Package mechanical data*. Minor text changes.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com