CDCLVP111-SP Low-Voltage 1:10 LVPECL With Selectable Input Clock Driver

1 Features

- Distributes One Differential Clock Input Pair LVPECL to 10 Differential LVPECL
- Fully Compatible With LVECL and LVPECL
- Supports a Wide Supply Voltage Range From 2.375V to 3.8V
- Selectable Clock Input Through CLK_SEL
- Low-Output Skew (Typical 15ps) for Clock-Distribution Applications
  - Additive Jitter Less Than 1ps
  - Propagation Delay Less Than 355ps
  - Open Input Default State
  - LVDS, CML, SSTL input Compatible
- V_{BB} Reference Voltage Output for Single-Ended Clocking
- Frequency Range From DC to 3.5GHz
- **Supports Defense, Aerospace, and Medical Applications**
  - Controlled Baseline
  - One Assembly and Test Site
  - One Fabrication Site
  - Available in Military (–55°C to 125°C) Temperature Range [1]
  - Extended Product Life Cycle
  - Extended Product-Change Notification
  - Product Traceability

2 Applications

- Designed for Driving 50Ω Transmission Lines
- High-Performance Clock Distribution
- Engineering Evaluation (/EM) Samples Are Available [2]

3 Description

The CDCLVP111-SP clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111-SP can accept two clock sources into an input multiplexer. The CDCLVP111-SP is specifically designed for driving 50Ω transmission lines. When an output pin is not used, leaving the pin open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50Ω.

The V_{BB} reference voltage output is used if single-ended input operation is required. In this case, the V_{BB} pin must be connected to $\overline{CLK0}$ and bypassed to GND using a 10nF capacitor.


For high-speed performance, the differential mode is strongly recommended.

The CDCLVP111-SP is characterized for operation from –55°C to 125°C.

Package Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)	PACKAGE SIZE(2)
CDCLVP111-SP	HFG (CFP, 36)	9.08mm × 9.08mm	9.08mm × 9.08mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Copyright © 2016, Texas Instruments Incorporated

Functional Block Diagram

[1] Custom temperature ranges available.
[2] These units are intended for engineering evaluation only. The units are processed to a non-compliant flow (that is, no burn-in, and so forth) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing, or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C operating life.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features....1
2 Applications....1
3 Description....1
4 Pin Configuration and Functions....3
Pin Functions....3
5 Specifications....4
5.1 Absolute Maximum Ratings....4
5.2 ESD Ratings....4
5.3 Recommended Operating Conditions....4
5.4 Thermal Information....4
5.5 LVECL DC Electrical Characteristics....5
5.6 LVPECL DC Electrical Characteristics....6
5.7 AC Electrical Characteristics....6
5.8 Typical Characteristics....8
6 Detailed Description....9
6.1 Overview....9
6.2 Functional Block Diagram....9
6.3 Feature Description....9
6.4 Device Functional Modes....10
7 Application and Implementation....11
7.1 Application Information....11
7.2 Typical Application....11
7.3 Power Supply Recommendations....17
7.4 Layout....18
8 Device and Documentation Support....19
8.1 Documentation Support....19
8.2 Receiving Notification of Documentation Updates....19
8.3 Support Resources....19
8.4 Trademarks....19
8.5 Electrostatic Discharge Caution....19
8.6 Glossary....19
9 Revision History....19
10 Mechanical, Packaging, and Orderable Information....19

Copyright © 2025 Texas Instruments Incorporated

4 Pin Configuration and Functions




Figure 4-1. HFG Package 36-Pin CFP Top View

Pin Functions

PIN		TYPE	DESCRIPTION
NAME[1]	NO.		
CLK_SEL	2	Input	Clock select. Used to select between CLK0 and CLK1 input pairs. LVTTL/LVCMOS functionality compatible.
CLK0, $\overline{\text{CLK0}}$	3, 4	Input	Differential LVECL/LVPECL input pair.
CLK1, $\overline{\text{CLK1}}$	6, 7	Input	
Q[9:0]	12, 14, 16, 20, 22, 24, 26, 30, 32, 34	Output	LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKn.
$\overline{\text{Q}}$[9:0]	11, 13, 15, 19, 21, 23, 25, 29, 31, 33	Output	LVECL/LVPECL complementary clock outputs, these outputs provide copies of $\overline{\text{CLKn}}$.
V_{BB}	5	Power	Reference voltage output for single-ended input operation.
V_{CC}	1, 9, 10, 17, 18, 27, 28, 35, 36	Power	Supply voltage.
V_{EE}	8	Power	Device ground or negative supply voltage in ECL mode.

(1) CLKn, CLK_SEL pulldown resistor = 75kΩ; $\overline{\text{CLKn}}$ pullup resistor = 37.5kΩ; $\overline{\text{CLKn}}$ pull down resistor = 50kΩ.

Copyright © 2025 Texas Instruments Incorporated

5 Specifications

5.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage (relative to V_{EE})	–0.3	4.6	V
V_I	Input voltage	–0.3	V_{CC} + 0.5	V
V_O	Output voltage	–0.3	V_{CC} + 0.5	V
I_{IN}	Input current		±20	mA
V_{EE}	Negative supply voltage (relative to V_{CC})	–4.6	0.3	V
I_{BB}	Sink/source current	–1	1	mA
I_O	DC output current	–50		mA
T_J	Maximum operating junction temperature		150	°C
T_{stg}	Storage temperature	–65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±1000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage (relative to V_{EE})	2.375	2.5/3.3	3.8	V
T_J	Operating junction temperature	–55		125	°C

5.4 Thermal Information

THERMAL METRIC(1)		CDCLVP111-SP HFG (CFP) 36 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance(2)	95.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	80.8	°C/W
ψ_{JT}	Junction-to-top characterization parameter	46.1	°C/W
ψ_{JB}	Junction-to-board characterization parameter	79.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	34.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.
(2) According to JESD 51-7 standard.

Copyright © 2025 Texas Instruments Incorporated

5.5 LVECL DC Electrical Characteristics

Vsupply: V_{CC} = 0 V, V_{EE} = –2.375 V to –3.8 V over operating temperature range T_J = –55°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_{EE}	Supply internal current	Absolute value of current	–55°C, 25°C, 125°C	30		85	mA
I_{CC}	Output and internal supply current	All outputs terminated 50Ω to V_{CC} – 2V	–55°C, 25°C			385	mA
			125°C			405	
I_{IN}	Input current	Includes pullup and pulldown resistors, V_{IH} = V_{CC}, V_{IL} = V_{CC} – 2V	–55°C, 25°C, 125°C	–150		150	µA
V_{BB}	Internally generated bias voltage	For V_{EE} = –3V to –3.8V, I_{BB} = –0.2mA	–55°C, 25°C, 125°C	–1.45	–1.3	–1.125	V
		V_{EE} = –2.375V to –2.75V, I_{BB} = –0.2mA	–55°C, 25°C, 125°C	–1.3	–1.25	–1.1	
V_{IH}	High-level input voltage (CLK_SEL)		–55°C, 25°C, 125°C	–1.165		–0.88	V
V_{IL}	Low-level input voltage (CLK_SEL)		–55°C, 25°C, 125°C	–1.81		–1.475	V
V_{ID}	Input amplitude (CLKn, $\overline{CLKn}$)	Difference of input, see (1),	–55°C, 25°C, 125°C	0.5		1.3	V
V_{CM}	Common-mode voltage (CLKn, $\overline{CLKn}$)	DC offset relative to V_{EE}	–55°C, 25°C, 125°C	V_{EE} + 1		–0.3	V
V_{OH}	High-level output voltage	I_{OH} = –21mA	–55°C	–1.26		–0.85	V
			25°C	–1.2		–0.85	
			125°C	–1.15		–0.8	
V_{OL}	Low-level output voltage	I_{OL} = –5mA	25°C	–1.85		–1.425	V
			–55°C, 125°C	–1.85		–1.25	
V_{OD}	Differential output voltage swing	Terminated with 50Ω to V_{CC} – 2V, see Figure 5-4	–55°C, 25°C, 125°C	350			mV

(1) V_{ID} minimum and maximum is required to maintain AC specifications, actual device function tolerates a minimum V_{ID} of 100mV.

5.6 LVPECL DC Electrical Characteristics

Vsupply: V_{CC} = 2.375V to 3.8V, V_{EE}= 0V over operating temperature range T_J = –55°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_{EE}	Supply internal current	Absolute value of current	–55°C, 25°C, 125°C	30		85	mA
I_{CC}	Output and internal supply current	All outputs terminated 50Ω to V_{CC} – 2V	-55°C, 25°C			385	mA
			125°C			405	
I_{IN}	Input current	Includes pullup and pulldown resistors V_{IH} = V_{CC}, V_{IL}= V_{CC} – 2V	–55°C, 25°C, 125°C	–150		150	µA
V_{BB}	Internally generated bias voltage	V_{CC} = 3V to 3.8V, I_{BB}= –0.2mA	–55°C, 25°C, 125°C	V_{CC} – 1.45	V_{CC} – 1.3	V_{CC} – 1.125	V
		V_{CC} = 2.375V to 2.75V, I_{BB} = –0.2mA	–55°C, 25°C, 125°C	V_{CC} – 1.3	V_{CC} – 1.25	V_{CC} – 1.1	
V_{IH}	High-level input voltage (CLK_SEL)		–55°C, 25°C, 125°C	V_{CC} – 1.165		V_{CC} – 0.88	V
V_{IL}	Low-level input voltage (CLK_SEL)		–55°C, 25°C, 125°C	V_{CC} – 1.81		V_{CC} – 1.475	V
V_{ID}	Input amplitude (CLKn, $\overline{CLKn}$)	Difference of input, see (1), $\lvert x_n - x_{\overline{n}} \rvert$	–55°C, 25°C, 125°C	0.5		1.3	V
V_{CM}	Common-mode voltage (CLKn, $\overline{CLKn}$)	DC offset relative to V_{EE}	–55°C, 25°C, 125°C	1		V_{CC} – 0.3	V
V_{OH}	High-level output voltage	I_{OH} = –21mA	–55°C	V_{CC} – 1.26		V_{CC} – 0.85	V
			25°C	V_{CC} – 1.2		V_{CC} – 0.85	
			125°C	V_{CC} – 1.15		V_{CC} – 0.8	
V_{OL}	Low-level output voltage	I_{OL} = –5mA	25°C	V_{CC} – 1.85		V_{CC} – 1.425	V
			–55°C, 125°C	V_{CC} – 1.85		V_{CC} – 1.25	
V_{OD}	Differential output voltage swing	Terminated with 50Ω to V_{CC} – 2V, see Figure 5-4	–55°C, 25°C, 125°C	350			mV

(1) V_{ID} minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V_{ID} of 100mV.


5.7 AC Electrical Characteristics

Vsupply: V_{CC} = 2.375V to 3.8V, V_{EE} = 0V or LVECL/LVPECL input V_{CC} = 0V, V_{EE} = –2.375V to –3.8V over operating temperature range T_J = –55°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd}	Differential propagation delay CLKn, $\overline{CLKn}$ to all Q0, $\overline{Q0}$… Q9, $\overline{Q9}$	V_{CM} = 1V, V_{PP} = 0.5V, f = 1GHz	100		355	ps
$t_{sk(o)}$	Output-to-output skew	V_{CM} = 1V, V_{PP} = 0.5V, f = 1GHz		15	50	ps
$t_{sk(pp)}$	Part-to-part skew	V_{CM} = 1V, V_{PP} = 0.5V, f = 1GHz		70		ps
t_{aj}	Additive phase jitter(1)	Integration bandwidth of 20kHz to 20MHz, f_{out} = 200MHz at 25°C		0.125	0.8	ps
$f_{(max)}$	Maximum frequency(1)	V_{CM} = 1V, V_{PP} = 0.5V, f = 1GHz			3500	MHz
t_r/t_f	Output rise and fall time (20%, 80%)	V_{CM} = 1V, V_{PP} = 0.5V, f = 1GHz			240	ps


(1) Specified by bench characterization and is not tested in production.

Copyright © 2025 Texas Instruments Incorporated



A. See data sheet for absolute maximum and minimum recommended operating conditions.
B. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).


Figure 5-1. CDCLVP111-SP Operating Life Derating Chart



A. Output skew is calculated as the greater of: the difference between the fastest and the slowest t_{PLHn} (n = 0, 1,...9) or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1,...9).
B. Part-to-part skew, is calculated as the greater of: The difference between the fastest and the slowest t_{PLHn} (n = 0, 1,...9) across multiple devices or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1,...9) across multiple devices.
C. Typical value measured at ambient when clock input is 155.52MHz for an integration bandwidth of 20kHz to 5MHz.
D. Input conditions: V_{CM} = 1V, V_{ID} = 0.5V and F_{IN} = 1GHz.

Figure 5-2. Waveform for Calculating Both Output and Part-to-Part Skew

Copyright © 2025 Texas Instruments Incorporated




Copyright © 2016, Texas Instruments Incorporated

See *Interfacing Between LVPECL, LVDS, and CML*.

Figure 5-3. Typical Termination for Output Driver

5.8 Typical Characteristics



Differential Output Voltage Swing vs Frequency

V_{CC} = 2.375V V_{CM} = 1V V_{ID} = 0.5V

Figure 5-4. LVPECL Input Using CLK0 Pair


Copyright © 2025 Texas Instruments Incorporated

6 Detailed Description

6.1 Overview

The CDCLVP111-SP is an open emitter for LVPECL outputs. Therefore, proper biasing and termination are required to provide correct operation of the device and to minimize signal integrity. The proper termination for LVPECL outputs is 50Ω to (V_{CC} – 2), but this DC voltage is not readily available on PCB. Therefore, a Thevenin equivalent circuit is worked out for the LVPECL termination in both direct-coupled (DC) and AC-coupled configurations. These configurations are shown in Figure 7-2 (a and b) for V_{CC} = 2.5V and Figure 7-3 (a and b) for V_{CC} = 3.3V, respectively. TI recommends to place all resistive components close to either the driver end or the receiver end. If the supply voltage for the driver and receiver is different, AC coupling is required.

6.2 Functional Block Diagram



6.3 Feature Description

The CDCLVP111-SP is a low-additive jitter universal to LVPECL fan out buffer with 2 selectable inputs. The small package, low-output skew, and low-additive jitter make for a flexible device in demanding applications.

Copyright © 2025 Texas Instruments Incorporated

6.4 Device Functional Modes

Select input terminal by CLK_SEL pin.

Table 6-1. Function Table

CLK_SEL	ACTIVE CLOCK INPUT
0	CLK0, $\overline{\text{CLK0}}$
1	CLK1, $\overline{\text{CLK1}}$

The two inputs of the CDCLVP111-SP are internally mixed together and can be selected through the control pin. Unused inputs and outputs can be left floating to reduce overall component cost. Both AC and DC coupling schemes can be used with the CDCLVP111-SP to provide greater system flexibility.

Copyright © 2025 Texas Instruments Incorporated

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Application Information

The CDCLVP111-SP is a low-additive jitter LVPECL fanout buffer that can generate 5 copies of 2 selectable LVDS, CML or SSTL inputs. The CDCLVP111-SP can accept reference clock frequencies up to 3.5GHz while providing low-output skew.

7.2 Typical Application

7.2.1 Fanout Buffer for Line Card Application




Figure 7-1. CDCLVP111-SP Block Diagram

7.2.1.1 Design Requirements

The CDCLVP111-SP shown in Figure 7-1 is configured to be able to select 2 inputs, a 156.25MHz LVPECL clock from the backplane, or a secondary 156.25MHz LVCMOS 2.5V oscillator. Either signal can be then fanned out to desired devices, as shown.

The configuration example is driving 4 LVPECL receivers in a line card application with the following properties:

- The PHY device has internal AC coupling and appropriate termination and biasing. The CDCLVP111-SP needs to be provided with 86Ω emitter resistors near the driver for proper operation.
- The ASIC is capable of DC coupling with a 2.5V LVPECL driver such as the CDCLVP111-SP. This ASIC features internal termination so no additional components are needed.
- The FPGA requires external AC coupling but has internal termination. Again, 86Ω emitter resistors are placed near the CDCLVP111-SP and a 0.1µF are placed to provide AC coupling. Similarly, the CPU is internally terminated and requires external AC coupling capacitors.

7.2.1.2 Detailed Design Procedure

Unused outputs can be left floating.


In this example, the PHY, ASIC, and FPGA/CPU require different schemes. Power-supply filtering and bypassing is critical for low-noise applications.

See Figure 7-12 for recommended filtering techniques.


Copyright © 2025 Texas Instruments Incorporated

7.2.1.2.1 LVPECL Output Termination

Refer to Figure 7-2 for output termination schemes depending on the receiver application.




(a) Output DC Termination




(b) Output AC Termination

Copyright © 2016, Texas Instruments Incorporated

Figure 7-2. LVPECL Output DC and AC Termination for V_{CC} = 2.5V



(a) Output DC Termination



(b) Output AC Termination


Copyright © 2016, Texas Instruments Incorporated

Figure 7-3. LVPECL Output DC and AC Termination for V_{CC} = 3.3V

7.2.1.2.2 Input Termination

The CDCLVP111-SP inputs can be interfaced with LVPECL, LVDS, or LVCMOS drivers. Figure 7-4 illustrates how to DC couple an LVCMOS input to the CDCLVP111-SP. The series resistance (R_S) must be placed close to the LVCMOS driver; the value is calculated as the difference between the transmission line impedance and the driver output impedance.

Refer to Figure 7-4 for proper input terminations, dependent on single ended or differential inputs.




Copyright © 2016, Texas Instruments Incorporated

Figure 7-4. DC-Coupled LVCMOS Input to CDCLVP111-SP


Copyright © 2025 Texas Instruments Incorporated

Figure 7-5 shows how to DC couple LVDS inputs to the CDCLVP111-SP. Figure 7-6 and Figure 7-7 describe the method of DC coupling LVPECL inputs to the CDCLVP111-SP for V_{CC} = 2.5V and V_{CC} = 3.3V, respectively.




Copyright © 2016, Texas Instruments Incorporated

Figure 7-5. DC-Coupled LVDS Inputs to CDCLVP111-SP



Copyright © 2016, Texas Instruments Incorporated


Figure 7-6. DC-Coupled LVPECL Inputs to CDCLVP111-SP (V_{CC} = 2.5V)



Copyright © 2016, Texas Instruments Incorporated


Figure 7-7. DC-Coupled LVPECL Inputs to CDCLVP111-SP (V_{CC} = 3.3V)

Figure 7-8 and Figure 7-9 show the technique of AC coupling differential inputs to the CDCLVP111-SP for V_{CC} = 2.5V and V_{CC} = 3.3V, respectively. TI recommends to place all resistive components close to either the driver end or the receiver end. If the supply voltages of the driver and receiver are different, AC coupling is required.



Copyright © 2016, Texas Instruments Incorporated

Figure 7-8. AC-Coupled Differential Inputs to CDCLVP111-SP (V_{CC} = 2.5V)



Copyright © 2016, Texas Instruments Incorporated

Figure 7-9. AC-Coupled Differential Inputs to CDCLVP111-SP (V_{CC} = 3.3V)

Copyright © 2025 Texas Instruments Incorporated

7.2.1.3 Application Curves

The CDCLVP111-SP low-additive noise can be shown in this line card application. The low-noise, 110.22MHz signal with 47fs RMS jitter drives the CDCLVP111-SP, resulting in 192fs RMS when integrated from 10kHz to 20MHz. The resultant-additive jitter is a low 186fs RMS for this configuration.



Reference signal is low noise signal generator

Figure 7-10. CDCLVP111-SP Reference Phase Noise 47fs RMS (10kHz to 20MHz)




Figure 7-11. CDCLVP111-SP Output Phase Noise 192fs RMS (10kHz to 20MHz)

7.3 Power Supply Recommendations

7.3.1 Power-Supply Filtering

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Reducing noise from the system power supply is essential, especially when jitter and phase noise are critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, the capacitors must be placed very close to the power-supply terminals and laid out with short loops to minimize inductance. TI recommends to add as many high-frequency (for example, 0.1µF) bypass capacitors as there are supply terminals in the package.

TI recommends, but does not require, to insert a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. Selecting an appropriate ferrite bead with very low DC resistance is necessary for providing adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.

Figure 7-12 illustrates this recommended power-supply decoupling method.

Copyright © 2025 Texas Instruments Incorporated




Figure 7-12. Power-Supply Decoupling

7.4 Layout

7.4.1 Layout Guidelines

Differential outputs must be length matched and impedance controlled with 50Ω to (V_{CC} – 2) or 100Ω differential with proper endpoint LVPECL termination. Clock inputs must be biased near device pins.

7.4.2 Layout Example




Figure 7-13. CDCLVP111-SP Layout Example

Copyright © 2025 Texas Instruments Incorporated

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

- Texas Instruments, *CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)*, EVM user's guide

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (January 2017) to Revision B (March 2025)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document	1
• Updated thermal metrics in *Thermal Information* section	4

Changes from Revision * (November 2016) to Revision A (January 2017)	Page
• Added engineering evaluation samples bullet and footnote to the *Applications* section	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-1620701VXC	Active	Production	CFP (HFG) | 36	10 | JEDEC TRAY (5+1)	ROHS Exempt	Call TI	N/A for Pkg Type	-55 to 125	5962-1620701VXC CDCLVP111HFG-V
CDCLVP111HFG/EM	Active	Production	CFP (HFG) | 36	10 | JEDEC TRAY (5+1)	No	Call TI	N/A for Pkg Type	25 to 25	CDCLVP111HFG/EM EVAL ONLY

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF CDCLVP111-SP :

- Catalog : CDCLVP111
- Enhanced Product : CDCLVP111-EP

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
5962-1620701VXC	HFG	CFP	36	10	2 x 5	75	315	135.9	13000	60.96	35.58	37.47
CDCLVP111HFG/EM	HFG	CFP	36	10	2 x 5	75	315	135.9	13000	60.96	35.58	37.47


HFG0036A


PACKAGE OUTLINE

CFP - 2.224 mm max height

CERAMIC FLATPACK







DETAIL A
TYPICAL

4222963/B 03/2021

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a metal lid.
4. The lid is connected to Pin 8.
5. The leads are gold plated and can be solder dipped.
6. The leads on the top of the package near the lid are showing.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025