ISO7810x High-Performance, 8000-V_{PK} Reinforced Single-Channel Digital Isolator

1 Features

- Signaling Rate: Up to 100Mbps
- Wide Supply Range: 2.25V to 5.5V
- 2.25V to 5.5V Level Translation
- Wide Temperature Range: –55°C to 125°C
- Low Power Consumption, Typical 1.8mA at 1Mbps
- Low Propagation Delay: 10.7ns Typical (5V Supplies)
- Industry leading CMTI (Min): ±100kV/µs
- Robust Electromagnetic Compatibility (EMC)
- System-Level ESD, EFT, and Surge Immunity
- Low Emissions
- Isolation Barrier Life: > 40 Years
- SOIC-16 Wide Body (DW) and Extra-Wide Body (DWW) Package Options
- Safety-Related Certifications:
  - DIN EN IEC 60747-17 (VDE 0884-17)
  - UL 1577 component recognition program
  - IEC 61010-1, IEC 62368-1, IEC 60601-1, and GB 4943.1 certifications

2 Applications

- Industrial Automation
- Motor Control
- Power Supplies
- Solar Inverters
- Medical Equipment
- Hybrid Electric Vehicles

3 Description

The ISO7810x device is a high-performance, single-channel digital isolator with 8000 V_{PK} isolation voltage. This device has reinforced isolation certifications according to VDE, CSA, CQC, and TUV. The isolator provides high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os.


The isolation channel has a logic input and output buffer separated by silicon dioxide (SiO_2) insulation barrier. If the input power or signal is lost, the default output is *high* for the ISO7810 and *low* for the ISO7810F device. See the *Section 7.4* section for further details.

Used in conjunction with isolated power supplies, this device helps prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through remarkable chip design and layout techniques, electromagnetic compatibility of the ISO7810x device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO7810x device is available in 16-pin SOIC wide-body (DW) and extra-wide body (DWW) packages. The DWW package option comes with enable pin which can be used to put the output in high impedance state for multi-controller driving applications and to reduce power consumption.

Package Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)	PACKAGE SIZE(2)
ISO7810 ISO7810F	DW (16)	10.30mm × 7.50mm	10.30mm × 10.30mm
	DWW (16)	10.30mm × 14.0mm	10.30mm × 17.25mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Copyright © 2016, Texas Instruments Incorporated

Simplified Schematic

Table of Contents

1 Features....1
2 Applications....1
3 Description....1
4 Pin Configuration and Functions....3
5 Specifications....4
5.1 Absolute Maximum Ratings....4
5.2 ESD Ratings....4
5.3 Recommended Operating Conditions....4
5.4 Thermal Information....5
5.5 Power Rating....5
5.6 Insulation Specifications....6
5.7 Safety-Related Certifications....7
5.8 Safety Limiting Values....7
5.9 Electrical Characteristics—5-V Supply....8
5.10 Supply Current Characteristics—5-V Supply....8
5.11 Electrical Characteristics—3.3-V Supply....9
5.12 Supply Current Characteristics—3.3-V Supply....9
5.13 Electrical Characteristics—2.5-V Supply....10
5.14 Supply Current Characteristics—2.5-V Supply....10
5.15 Switching Characteristics—5-V Supply....11
5.16 Switching Characteristics—3.3-V Supply....11
5.17 Switching Characteristics—2.5-V Supply....12
5.18 Insulation Characteristics Curves....13
5.19 Typical Characteristics....15
6 Parameter Measurement Information....16
7 Detailed Description....18
7.1 Overview....18
7.2 Functional Block Diagram....18
7.3 Feature Description....19
7.4 Device Functional Modes....20
8 Applications and Implementation....21
8.1 Application Information....21
8.2 Typical Application....21
9 Device and Documentation Support....24
9.1 Documentation Support....24
9.2 Receiving Notification of Documentation Updates....24
9.3 Support Resources....24
9.4 Related Links....24
9.5 Electrostatic Discharge Caution....24
9.6 Trademarks....24
9.7 Glossary....24
10 Revision History....24
11 Mechanical, Packaging, and Orderable Information....25

Copyright © 2025 Texas Instruments Incorporated

4 Pin Configuration and Functions




Figure 4-1. DW Package 16-Pin SOIC Top View




Figure 4-2. DWW Package 16-Pin SOIC Top View

Pin Functions

PIN			Type (1)	DESCRIPTION
NAME	NO.			
	DW	DWW		
EN2	—	13	I	Output enable 2. Output pin on side 2 is enabled when EN2 is high or open and in high-impedance state when EN2 is low.
GND1	1, 7	2, 8	—	Ground connection for V_{CC1}
GND2	9, 16	9, 15	—	Ground connection for V_{CC2}
IN	4	5	I	Input channel
NC	2, 5, 6, 8, 10, 11, 12, 15	3, 4, 6, 7, 10, 11, 14	—	Not connected
OUT	13	12	O	Output channel
V_{CC1}	3	1	—	Power supply, side 1
V_{CC2}	14	16	—	Power supply, side 2

(1) I = Input; O = Output

Copyright © 2025 Texas Instruments Incorporated

5 Specifications

5.1 Absolute Maximum Ratings

See (1)

		MIN	MAX	UNIT
Supply voltage(2)	V_{CC1}, V_{CC2}	–0.5	6	V
Voltage	IN, OUT, EN2	–0.5	V_{CC} + 0.5(3)	V
Output current, I_O		–15	15	mA
Junction temperature, T_J		–55	150	°C
Storage temperature, T_{stg}		–65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
(3) Maximum voltage must not exceed 6V.

5.2 ESD Ratings

			VALUE	UNIT
V_{ESD}	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±6000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage		2.25		5.5	V
I_{OH}	High-level output current	V_{CC2} = 5 V	–4			mA
		V_{CC2} = 3.3 V	–2			
		V_{CC2} = 2.5 V	–1			
I_{OL}	Low-level output current	V_{CC2} = 5 V			4	mA
		V_{CC2} = 3.3 V			2	
		V_{CC2} = 2.5 V			1	
V_{IH}	High-level input voltage		0.7 × V_{CC1}		V_{CC1}	V
V_{IL}	Low-level input voltage		0		0.3 × V_{CC1}	V
t_{ui}	Input pulse duration		7			ns
DR	Signaling rate		0		100	Mbps
T_A	Ambient temperature		–55	25	125	°C

Copyright © 2025 Texas Instruments Incorporated

5.4 Thermal Information

THERMAL METRIC(1)		ISO7810x		UNIT
		DW (SOIC)	DWW (SOIC)	
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	89	92.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	51.5	53.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.6	62.9	°C/W
ψ_{JT}	Junction-to-top characterization parameter	22.5	23.9	°C/W
ψ_{JB}	Junction-to-board characterization parameter	23.1	62.2	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	—	—	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

5.5 Power Rating

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation	V_{CC1} = V_{CC2} = 5.5 V, T_J = 150°C, C_L = 15 pF, input a 50 MHz 50% duty cycle square wave			50	mW
P_{D1}	Maximum power dissipation by side-1				12.5	mW
P_{D2}	Maximum power dissipation by side-2				37.5	mW

Copyright © 2025 Texas Instruments Incorporated

5.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	SPECIFICATION		UNIT
			DW	DWW	
CLR	External clearance(1)	Shortest terminal-to-terminal distance through air	>8	>14.5	mm
		Shortest terminal-to-terminal distance through air (typical)		15.0	mm
CPG	External creepage(1)	Shortest terminal-to-terminal distance across the package surface	>8	>14.5	mm
		Shortest terminal-to-terminal distance across the package surface (typical)		15.0	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	>21	µm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V
	Material group		I	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600V_{RMS}	I–IV	I–IV	
		Rated mains voltage ≤ 1000V_{RMS}	I–III	I–IV	
DIN EN IEC 60747-17 (VDE 0884-17) (2)					
V_{IORM}	Maximum repetitive peak isolation voltage		2121	2828	V_{PK}
V_{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); Time dependent dielectric breakdown (TDDB) Test, see Figure 5-1 and Figure 5-2	1500	2000	V_{RMS}
		DC voltage	2121	2828	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	V_{TEST} = V_{IOTM}, t = 60s (qualification) V_{TEST} = 1.2 x V_{IOTM}, t= 1s (100% production)	8000	8000	V_{PK}
V_{IMP}	Maximum impulse voltage (3)	Tested in air, 1.2/50µs waveform per IEC 62368-1	9800	9800	V_{PK}
V_{IOSM}	Maximum surge isolation voltage (4)	V_{IOSM} ≥ 1.3 x V_{IMP}; Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	12800	12800	V_{PK}
q_{pd}	Apparent charge (5)	Method a: After I/O safety test subgroup 2/3, V_{ini} = V_{IOTM}, t_{ini} = 60s; $V_{pd(m)}$ = 1.2 × V_{IOTM} = 2545V_{PK} (DW) and 3394V_{PK} (DWW), t_m = 10s	≤5	≤5	pC
		Method a: After environmental tests subgroup 1, V_{ini} = V_{IOTM}, t_{ini} = 60s; $V_{pd(m)}$ = 1.6 × V_{IORM} = 3394V_{PK} (DW) and 4525V_{PK} (DWW), t_m = 10s	≤5	≤5	
		Method b: At routine test (100% production); V_{ini} = 1.2 x V_{IOTM}, t_{ini} = 1s; $V_{pd(m)}$ = 1.875 x V_{IORM}, t_m = 1s (method b1) or $V_{pd(m)}$ = V_{ini}, t_m = t_{ini} (method b2)	≤5	≤5	
C_{IO}	Barrier capacitance, input to output(6)	V_{IO} = 0.4 × sin (2πft), f = 1MHz	2	2	pF
R_{IO}	Isolation resistance, input to output (6)	V_{IO} = 500V, T_A = 25°C	>10^{12}	>10^{12}	Ω
		V_{IO} = 500V, 100°C ≤ T_A ≤ 125°C	>10^{11}	>10^{11}	
		V_{IO} = 500V at T_S = 150°C	>10^9	>10^9	
	Pollution degree		2	2	
	Climatic category		55/125/21	55/125/21	
UL 1577					
V_{ISO}	Withstand isolation voltage	V_{TEST} = V_{ISO} = 5700V_{RMS}, t = 60s (qualification), V_{TEST} = 1.2 × V_{ISO} = 6840V_{RMS}, t = 1s (100% production)	5700	5700	V_{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
(2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
(3) Testing is carried out in air to determine the surge immunity of the package.
(4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
(5) Apparent charge is electrical discharge caused by a partial discharge (pd).
(6) All pins on each side of the barrier tied together creating a two-terminal device.

Copyright © 2025 Texas Instruments Incorporated

5.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 62368-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1	Certified according to EN 61010-1 and EN 62368-1
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716	Client ID number: 77311

5.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW PACKAGE						
I_S	Safety input, output, or supply current	$R_{\theta JA}$ = 89°C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C, see Figure 5-3			255	mA
		$R_{\theta JA}$ = 89°C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C, see Figure 5-3			390	
		$R_{\theta JA}$ = 89°C/W, V_I = 2.75 V, T_J = 150°C, T_A = 25°C, see Figure 5-3			511	
P_S	Safety input, output, or total power	$R_{\theta JA}$ = 89°C/W, T_J = 150°C, T_A = 25°C, see Figure 5-5			1404	mW
T_S	Maximum safety temperature				150	°C
DWW PACKAGE						
I_S	Safety input, output, or supply current	$R_{\theta JA}$ = 92.2°C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C, see Figure 5-4			246	mA
		$R_{\theta JA}$ = 92.2°C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C, see Figure 5-4			377	
		$R_{\theta JA}$ = 92.2°C/W, V_I = 2.75 V, T_J = 150°C, T_A = 25°C, see Figure 5-4			493	
P_S	Safety input, output, or total power	$R_{\theta JA}$ = 92.2°C/W, T_J = 150°C, T_A = 25°C, see Figure 5-6			1356	mW
T_S	Maximum safety temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Section 5.4* is that of a device installed on a high-K test board for leaded surface mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

Copyright © 2025 Texas Instruments Incorporated

5.9 Electrical Characteristics—5-V Supply

V_{CC1} = V_{CC2} = 5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	I_{OH} = –4 mA; see Figure 6-1	V_{CC2} – 0.4	V_{CC2} – 0.2		V
V_{OL}	Low-level output voltage	I_{OL} = 4 mA; see Figure 6-1		0.2	0.4	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		0.1 × V_{CC1}			V
I_{IH}	High-level input current	V_{IH} = V_{CC1} at IN or EN2			10	µA
I_{IL}	Low-level input current	V_{IL} = 0 V at IN or EN2	–10			µA
CMTI	Common-mode transient immunity	V_I = V_{CC1} or 0 V, V_{CM} = 1500 V; see Figure 6-4	100			kV/µs
C_I	Input capacitance (1)	V_I = V_{CC}/2 + 0.4 × sin (2πft), f = 1 MHz, V_{CC} = 5 V		2		pF

(1) Measured from input pin to ground.

5.10 Supply Current Characteristics—5-V Supply

V_{CC1} = V_{CC2} = 5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current - disable (DWW package only)	EN2 = 0 V, V_I = 0 V (Devices with suffix F), V_I = V_{CC1} (Devices without suffix F)		I_{CC1}		0.6	1.1	mA
			I_{CC2}		0.16	0.3	
	EN2 = 0 V, V_I = V_{CC1} (Devices with suffix F), V_I = 0 V (Devices without suffix F)		I_{CC1}		1.8	2.7	
			I_{CC2}		0.16	0.3	
Supply current - DC signal	V_I = 0 V (Devices with suffix F), V_I = V_{CC1} (Devices without suffix F)		I_{CC1}		0.6	1.1	mA
			I_{CC2}		0.6	1.1	
	V_I = V_{CC1} (Devices with suffix F), V_I = 0 V (Devices without suffix F)		I_{CC1}		1.8	2.7	
			I_{CC2}		0.7	1.1	
Supply current - AC signal	Input signal switching with square wave clock input; C_L = 15 pF	1 Mbps	I_{CC1}		1.2	1.9	mA
			I_{CC2}		0.6	1.1	
		10 Mbps	I_{CC1}		1.2	1.9	
			I_{CC2}		1.1	1.6	
		100 Mbps	I_{CC1}		1.3	2	
			I_{CC2}		5.7	7.3	

Copyright © 2025 Texas Instruments Incorporated

5.11 Electrical Characteristics—3.3-V Supply

V_{CC1} = V_{CC2} = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	I_{OH} = –2 mA; see Figure 6-1	V_{CC2} – 0.4	V_{CC2} – 0.2		V
V_{OL}	Low-level output voltage	I_{OL} = 2 mA; see Figure 6-1		0.2	0.4	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		0.1 × V_{CC1}			V
I_{IH}	High-level input current	V_{IH} = V_{CC1} at IN or EN2			10	µA
I_{IL}	Low-level input current	V_{IL} = 0 V at IN or EN2	–10			µA
CMTI	Common-mode transient immunity	V_I = V_{CC1} or 0 V, V_{CM} = 1500 V; see Figure 6-4	100			kV/µs

5.12 Supply Current Characteristics—3.3-V Supply

V_{CC1} = V_{CC2} = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current - disable (DWW package only)	EN2 = 0 V, V_I = 0 V (Devices with suffix F), V_I = V_{CC1} (Devices without suffix F)		I_{CC1}		0.6	1.1	mA
			I_{CC2}		0.16	0.3	
	EN2 = 0 V, V_I = V_{CC1} (Devices with suffix F), V_I = 0 V (Devices without suffix F)		I_{CC1}		1.8	2.7	
			I_{CC2}		0.16	0.3	
Supply current - DC signal	V_I = 0 V (Devices with suffix F), V_I = V_{CC1} (Devices without suffix F)		I_{CC1}		0.6	1.1	mA
			I_{CC2}		0.6	1	
	V_I = V_{CC1} (Devices with suffix F), V_I = 0 V(Devices without suffix F)		I_{CC1}		1.8	2.7	
			I_{CC2}		0.6	1.1	
Supply current - AC signal	Input signal switching with square wave clock input; C_L = 15 pF	1 Mbps	I_{CC1}		1.2	1.9	mA
			I_{CC2}		0.6	1.1	
		10 Mbps	I_{CC1}		1.2	1.9	
			I_{CC2}		0.9	1.4	
		100 Mbps	I_{CC1}		1.3	2	
			I_{CC2}		4.1	5.4	

Copyright © 2025 Texas Instruments Incorporated

5.13 Electrical Characteristics—2.5-V Supply

V_{CC1} = V_{CC2} = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	I_{OH} = –1 mA; see Figure 6-1	V_{CC2} – 0.4	V_{CC2} – 0.2		V
V_{OL}	Low-level output voltage	I_{OL} = 1 mA; see Figure 6-1		0.2	0.4	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		0.1 x V_{CC1}			V
I_{IH}	High-level input current	V_{IH} = V_{CC1} at IN or EN2			10	µA
I_{IL}	Low-level input current	V_{IL} = 0 V at IN or EN2	–10			µA
CMTI	Common-mode transient immunity	V_I = V_{CC1} or 0 V, V_{CM} = 1500 V; see Figure 6-4	100			kV/µs

5.14 Supply Current Characteristics—2.5-V Supply

V_{CC1} = V_{CC2} = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current, - disable (DWW package only)	EN2 = 0 V, V_I = 0 V (Devices with suffix F), V_I = V_{CC1} (Devices without suffix F)		I_{CC1}		0.6	1.1	mA
			I_{CC2}		0.16	0.3	
	EN2 = 0 V, V_I = V_{CC1} (Devices with suffix F), V_I = 0 V (Devices without suffix F)		I_{CC1}		1.8	2.7	
			I_{CC2}		0.16	0.3	
Supply current - DC signal	V_I = 0 V (Devices with suffix F), V_I = V_{CCx} (Devices without suffix F)		I_{CC1}		0.6	1.1	mA
			I_{CC2}		0.6	1	
	V_I = V_{CCx} (Devices with suffix F), V_I = 0 V(Devices without suffix F)		I_{CC1}		1.8	2.7	
			I_{CC2}		0.6	1.1	
Supply current - AC signal	Input signal switching with square wave clock input; C_L = 15 pF	1 Mbps	I_{CC1}		1.2	1.9	mA
			I_{CC2}		0.6	1.1	
		10 Mbps	I_{CC1}		1.2	1.9	
			I_{CC2}		0.9	1.3	
		100 Mbps	I_{CC1}		1.3	2	
			I_{CC2}		3.3	4.4	

Copyright © 2025 Texas Instruments Incorporated

5.15 Switching Characteristics—5-V Supply

V_{CC1} = V_{CC2} = 5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time		See Figure 6-1	6	10.7	16	ns
PWD	Pulse width distortion(1) $\lvert t_{PHL} - t_{PLH} \rvert$				0.6	4.6	ns
$t_{sk(pp)}$	Part-to-part skew time(2)					4.5	ns
t_r	Output signal rise time		See Figure 6-1		2.4	3.9	ns
t_f	Output signal fall time				2.4	3.9	ns
t_{PHZ}	Disable propagation delay, high-to-high impedance output for ISO7810DWW and ISO7810FDWW		See Figure 6-2		12	20	ns
t_{PLZ}	Disable propagation delay, low-to-high impedance output for ISO7810DWW and ISO7810FDWW				12	20	ns
t_{PZH}	Enable propagation delay, high impedance-to-high output	ISO7810DWW			10	20	ns
		ISO7810FDWW			2	2.5	µs
t_{PZL}	Enable propagation delay, high impedance-to-low output	ISO7810DWW			2	2.5	µs
		ISO7810FDWW			10	20	ns
t_{DO}	Default output delay time from input power loss		Measured from the time V_{CC} goes below 1.7 V. See Figure 6-3		0.2	9	µs
t_{ie}	Time interval error		2^{16} – 1 PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.
(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

5.16 Switching Characteristics—3.3-V Supply

V_{CC1} = V_{CC2} = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time		See Figure 6-1	6	10.8	16	ns
PWD	Pulse width distortion(1) $\lvert t_{PHL} - t_{PLH} \rvert$				0.7	4.7	ns
$t_{sk(pp)}$	Part-to-part skew time(2)					4.5	ns
t_r	Output signal rise time		See Figure 6-1		1.3	3	ns
t_f	Output signal fall time				1.3	3	ns
t_{PHZ}	Disable propagation delay, high-to-high impedance output for ISO7810DWW and ISO7810FDWW		See Figure 6-2		17	32	ns
t_{PLZ}	Disable propagation delay, low-to-high impedance output for ISO7810DWW and ISO7810FDWW				17	32	ns
t_{PZH}	Enable propagation delay, high impedance-to-high output	ISO7810DWW			17	32	ns
		ISO7810FDWW			2	2.5	µs
t_{PZL}	Enable propagation delay, high impedance-to-low output	ISO7810DWW			2	2.5	µs
		ISO7810FDWW			17	32	ns
t_{DO}	Default output delay time from input power loss		Measured from the time V_{CC} goes below 1.7 V. See Figure 6-3		0.2	9	µs
t_{ie}	Time interval error		2^{16} – 1 PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.
(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

Copyright © 2025 Texas Instruments Incorporated

5.17 Switching Characteristics—2.5-V Supply


V_{CC1} = V_{CC2} = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time		See Figure 6-1	7.5	11.7	17.5	ns
PWD	Pulse width distortion(1) $\lvert t_{PHL} - t_{PLH} \rvert$		See Figure 6-1		0.7	4.7	ns
$t_{sk(pp)}$	Part-to-part skew time(2)					4.5	ns
t_r	Output signal rise time		See Figure 6-1		1.8	3.5	ns
t_f	Output signal fall time		See Figure 6-1		1.8	3.5	ns
t_{PHZ}	Disable propagation delay, high-to-high impedance output for ISO7810DWW and ISO7810FDWW		See Figure 6-2		22	45	ns
t_{PLZ}	Disable propagation delay, low-to-high impedance output for ISO7810DWW and ISO7810FDWW		See Figure 6-2		22	45	ns
t_{PZH}	Enable propagation delay, high impedance-to-high output	ISO7810DWW	See Figure 6-2		18	45	ns
		ISO7810FDWW	See Figure 6-2		2	2.5	µs
t_{PZL}	Enable propagation delay, high impedance-to-low output	ISO7810DWW	See Figure 6-2		2	2.5	µs
		ISO7810FDWW	See Figure 6-2		18	45	ns
t_{DO}	Default output delay time from input power loss		Measured from the time V_{CC} goes below 1.7 V. See Figure 6-3		0.2	9	µs
t_{ie}	Time interval error		2^{16} – 1 PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.
(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


Copyright © 2025 Texas Instruments Incorporated

5.18 Insulation Characteristics Curves



T_A upto 150°C
Operating lifetime = 135 years
Stress-voltage frequency = 60 Hz
Isolation working voltage = 1500 V_{RMS}

Figure 5-1. Reinforced Isolation Capacitor Lifetime Projection for Devices in DW Package



T_A upto 150°C
Operating lifetime = 34 years
Stress-voltage frequency = 60 Hz
Isolation working voltage = 2000 V_{RMS}

Figure 5-2. Reinforced Isolation Capacitor Lifetime Projection for Devices in DWW Package




Figure 5-3. Thermal Derating Curves for Safety Limiting Current for DW Package




Figure 5-4. Thermal Derating Curves for Safety Limiting Current for DWW Package

Copyright © 2025 Texas Instruments Incorporated




Figure 5-5. Thermal Derating Curve for Safety Limiting Power for DW Package




Figure 5-6. Thermal Derating Curve for Safety Limiting Power for DWW Package

Copyright © 2025 Texas Instruments Incorporated

5.19 Typical Characteristics




Figure 5-7. Supply Current vs Data Rate (With 15-pF Load)




Figure 5-8. Supply Current vs Data Rate (With No Load)




Figure 5-9. High-Level Output Voltage vs High-level Output Current




Figure 5-10. Low-Level Output Voltage vs Low-Level Output Current




Figure 5-11. Power Supply Undervoltage Threshold vs Free-Air Temperature





Figure 5-12. Propagation Delay Time vs Free-Air Temperature

Copyright © 2025 Texas Instruments Incorporated


6 Parameter Measurement Information



A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3ns, Z_O = 50 Ω. At the input, the 50 Ω resistor is required to terminate Input Generator signal. The 50 Ω resistor is not needed in actual application.

B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 6-1. Switching Characteristics Test Circuit and Voltage Waveforms




A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 10 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3 ns, Z_O = 50 Ω.

B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.


Figure 6-2. Enable and Disable Propagation Delay Time Test Circuit and Waveform

Copyright © 2025 Texas Instruments Incorporated



A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 6-3. Default Output Delay Time Test Circuit and Voltage Waveforms



A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 6-4. Common-Mode Transient Immunity Test Circuit

7 Detailed Description

7.1 Overview

The ISO7810x device has an ON-OFF Keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. These devices also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 7-1, shows a functional block diagram of a typical channel.

7.2 Functional Block Diagram




Figure 7-1. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 7-2 shows how the ON/OFF keying scheme works.




Figure 7-2. On-Off Keying (OOK) Based Modulation Scheme

Copyright © 2025 Texas Instruments Incorporated

7.3 Feature Description

The ISO7810 is available in both default output state options to enable a variety of application uses. Table 7-1 provides an overview of the device features.

Table 7-1. Device Features

PART NUMBER	RATED ISOLATION	MAXIMUM DATA RATE	DEFAULT OUTPUT
ISO7810	5700 V_{RMS} / 8000 V_{PK} (1)	100 Mbps	High
ISO7810F	5700 V_{RMS} / 8000 V_{PK} (1)	100 Mbps	Low

(1) See the *Section 5.7* section for detailed isolation ratings.

7.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7810x device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

Copyright © 2025 Texas Instruments Incorporated

7.4 Device Functional Modes

Table 7-2 lists the ISO7810x functional modes.

Table 7-2. Function Table

V_{CC1}	V_{CC2} (1)	INPUT (IN)(3)	OUTPUT (OUT)	COMMENTS
PU	PU	H	H	Normal Operation: A channel output assumes the logic state of the input.
		L	L	
		Open	Default	Default mode: When IN is open, the corresponding channel output goes to the default logic state. Default = High for ISO7810 and Low for ISO7810F.
PD	PU	X	Default	Default mode: When V_{CC1} is unpowered, a channel output assumes the logic state based on the selected default option. Default = High for ISO7810 and Low for ISO7810F. When V_{CC1} transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When V_{CC1} transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	Undetermined	When V_{CC2} is unpowered, a channel output is undetermined (2). When V_{CC2} transitions from unpowered to powered-up, a channel output assumes the logic state of the input

(1) PU = Powered up (V_{CC} ≥ 2.25 V); PD = Powered down (V_{CC} ≤ 1.7 V); X = Irrelevant; H = High level; L = Low level
(2) The outputs are in undetermined state when 1.7 V < V_{CC1}, V_{CC2} < 2.25 V.
(3) A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output.

7.4.1 Device I/O Schematics




Figure 7-3. Device I/O Schematics

Copyright © 2025 Texas Instruments Incorporated

8 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The ISO7810x device is a high-performance, single-channel digital isolator with a 5.7-kV_{RMS} isolation voltage. The device uses single-ended CMOS-logic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2}. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, µC or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

8.2 Typical Application

The ISO7810F device can be used with Texas Instruments' gate driver and transformer driver to create an isolated MOSFET/IGBT drive circuit.




Figure 8-1. Low-Side Isolated Gate Driver Circuit

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

Table 8-1. Design Parameters

PARAMETER	VALUE
Supply voltage	2.25 V to 5.5 V
Decoupling capacitor between V_{CC1} and GND1	0.1 µF
Decoupling capacitor from V_{CC2} and GND2	0.1 µF

8.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO7810x device only requires two external bypass capacitors to operate.




Figure 8-2. Typical ISO7810DW Circuit Hook-up

8.2.3 Application Curve

The following typical eye diagram of the ISO7810x device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.




Figure 8-3. Eye Diagram at 100 Mbps PRBS, 5 V, and 25°C

Copyright © 2025 Texas Instruments Incorporated

8.2.4 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1-µF bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 data sheet (SLLSEA0) .

8.2.5 Layout

8.2.5.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 8-4). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in^2.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the application note, *Digital Isolator Design Guide* (SLLA284).

8.2.5.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

8.2.5.2 Layout Example




Figure 8-4. Layout Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- *Isolation Glossary*, application note
- *ISO784xx Quad-Channel Digital Isolator*, EVM user's guide
- *Shelf-Life Evaluation of Lead-Free Component Finishes*, application note
- *SN6501 Transformer Driver for Isolated Power Supplies*, data sheet
- *UCC2753x 2.5-A and 5-A, 35-V_{MAX} VDD FET and IGBT Single-Gate Driver*, data sheet
- MSP430F2132 *Mixed Signal Microcontroller*, data sheet

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7810	Click here	Click here	Click here	Click here	Click here
ISO7810F	Click here	Click here	Click here	Click here	Click here

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.7 Glossary

TI Glossary — This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Copyright © 2025 Texas Instruments Incorporated

Changes from Revision B (June 2016) to Revision C (April 2025) **Page**

- Updated the numbering format for tables, figures, and cross-references throughout the document..... 1
- Added 15mm (typical) specificaion for CPG/CLR in the *Insulation Specifications* Table.....6

Changes from Revision A (September 2015) to Revision B (June 2016) **Page**

- Changed *Section 1* From: Low Power Consumption, Typical 1.8mA per Channel at 1Mbps To: Low Power Consumption, Typical 1.8mA at 1Mbps..... 1
- Changed *Section 1* From: Low Propagation Delay: 11ns Typical To: Low Propagation Delay: 10.7ns Typical .1
- Changed *Section 1* From: Safety and Regulatory Approvals To: Safety-Related Certifications 1
- Added the extra-wide body package (16 pin SOIC [DWW]) option..... 1
- Changed the INA, OUTA, V_{CCI}, and V_{CCO} pin names to IN, OUT, V_{CC1}, and V_{CC2} (respectively) and updated the pin out drawings, *Pin Functions* table, and other figures to match 3
- Moved Junction temperature From *Section 5.3* To *Section 5.1* 4
- Changed the *Thermal Information* values for the DW package and add the values for the DWW package 5
- Changed the values in the *Power Rating* table 5
- Moved *Section 5.6* to the *Section 5* section 6
- Changed C_{IO} Specification From: 2 pF To: ≅0.75 pF 6
- Moved *Section 5.7* to the *Section 5* section 7
- Moved *Section 5.8* to the *Section 5* section 7
- Changed the minimum CMTI value from 50 to 100 and deleted the maximum value in the 5-V and 3.3-V electrical characteristics tables. Also added V_{CM} to the test conditions..... 8
- Changed the maximum value for the supply current, AC parameter at 100 Mbps in all of the electrical characteristics tables 8
- Changed the minimum CMTI value from 70 to 100 and deleted the maximum value in the 2.5-V electrical characteristics table. Also added V_{CM} to the test conditions..... 10
- Added the disable and enable propagation delay parameters to all of the switching characteristics tables ... 11
- Changed t_{fs} To: t_{DO} in *Section 5.15* 11
- Changed t_{fs} To: t_{DO} in *Section 5.16* 11
- Changed t_{fs} To: t_{DO} in *Section 5.17* 12
- Added the *Section 5.18* section.....13
- Added the lifetime projection curves for the DW and DWW packages in the *Section 5.18* section..... 13
- Added Default Output Delay Time Test Circuit and Voltage Waveforms in the *Parameter Measurement Section* section 16
- Changed text "dual-channel digital isolator" To: "single-channel digital isolator" in *Section 8.1* 21
- Changed text "DC-DC converters" To: "transformer driver" in the *Section 8.2* section..... 21
- Changed Figure 8-1 21

Changes from Revision * (July 2015) to Revision A (September 2015) **Page**

- Changed From: 1-page Product Preview To: Production data sheet 1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO7810DW	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7810
ISO7810DW.A	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7810
ISO7810DWR	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7810
ISO7810DWR.A	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7810
ISO7810DWW	Active	Production	SOIC (DWW) | 16	45 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7810
ISO7810DWW.A	Active	Production	SOIC (DWW) | 16	45 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7810
ISO7810DWWR	Active	Production	SOIC (DWW) | 16	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7810
ISO7810DWWR.A	Active	Production	SOIC (DWW) | 16	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7810
ISO7810FDW	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7810F
ISO7810FDW.A	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7810F
ISO7810FDWR	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7810F
ISO7810FDWR.A	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7810F
ISO7810FDWW	Active	Production	SOIC (DWW) | 16	45 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7810F
ISO7810FDWW.A	Active	Production	SOIC (DWW) | 16	45 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7810F
ISO7810FDWWR	Active	Production	SOIC (DWW) | 16	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7810F
ISO7810FDWWR.A	Active	Production	SOIC (DWW) | 16	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	ISO7810F

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7810DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7810DWWR	SOIC	DWW	16	1000	330.0	24.4	18.0	10.0	3.0	20.0	24.0	Q1
ISO7810FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7810FDWWR	SOIC	DWW	16	1000	330.0	24.4	18.0	10.0	3.0	20.0	24.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7810DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7810DWWR	SOIC	DWW	16	1000	350.0	350.0	43.0
ISO7810FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7810FDWWR	SOIC	DWW	16	1000	350.0	350.0	43.0

TUBE



*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO7810DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7810DW.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7810DWW	DWW	SOIC	16	45	507	20	5000	9
ISO7810DWW.A	DWW	SOIC	16	45	507	20	5000	9
ISO7810FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7810FDW.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7810FDWW	DWW	SOIC	16	45	507	20	5000	9
ISO7810FDWW.A	DWW	SOIC	16	45	507	20	5000	9

PACKAGE OUTLINE

DWW0016A


SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 mm per side.
4. This dimension does not include interlead flash.




LAND PATTERN EXAMPLE
STANDARD
SCALE:3X




LAND PATTERN EXAMPLE
PCB CLEARANCE & CREEPAGE OPTIMIZED
SCALE:3X

OPTION	DIM A	DIM B	DIM C
01	16.375	14.5	1.875
02	16.625	15	1.625
03	16.725	15.2	1.525



NON SOLDER MASK
DEFINED
(PREFERRED)




SOLDER MASK
DEFINED

SOLDER MASK DETAILS


4221501/B 10/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
STANDARD
BASED ON 0.125 mm THICK STENCIL
SCALE:4X



SOLDER PASTE EXAMPLE
PCB CLEARANCE & CREEPAGE OPTIMIZED
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

OPTION	DIM A	DIM B	DIM C
01	16.375	14.5	1.875
02	16.625	15	1.625
03	16.725	15.2	1.525

4221501/B 10/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height

7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4224780/A

SOIC



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

LAND PATTERN EXAMPLE
SCALE:4X



NON SOLDER MASK DEFINED


SOLDER MASK DEFINED

SOLDER MASK DETAILS

4221009/B 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

4221009/B 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025