

# Protected Power MOSFET

2.6 A, 52 V, N-Channel, Logic Level,  
Clamped MOSFET w/ ESD Protection

## NCV8440, NCV8440A

### Features

- Diode Clamp Between Gate and Source
- ESD Protection – Human Body Model 5000 V
- Active Over-Voltage Gate to Drain Clamp
- Scalable to Lower or Higher  $R_{DS(on)}$
- Internal Series Gate Resistance
- These are Pb-Free Devices



### Benefits

- High Energy Capability for Inductive Loads
- Low Switching Noise Generation

### Applications

- Automotive and Industrial Markets:  
Solenoid Drivers, Lamp Drivers, Small Motor Drivers
- NCV Prefix for Automotive and Other Applications Requiring  
Unique Site and Control Change Requirements; AEC-Q100  
Qualified and PPAP Capable


| $V_{DSS}$<br>(Clamped) | $R_{DS(on)}$ TYP | $I_D$ MAX |
|------------------------|------------------|-----------|
| 52 V                   | 95 mΩ @ 10 V     | 2.6 A     |



SOT-223  
CASE 318E  
STYLE 3

1 = Gate  
2 = Drain  
3 = Source

### MARKING DIAGRAM



A = Assembly Location  
Y = Year  
W = Work Week  
xxxxx = V8440 or 8440A  
▪ = Pb-Free Package

(Note: Microdot may be in either location)

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

# NCV8440, NCV8440A

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

| Rating                                                                                                                                                            | Symbol                               | Value      | Unit |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|------------|------|
| Drain-to-Source Voltage Internally Clamped                                                                                                                        | V <sub>DSS</sub>                     | 52-59      | V    |
| Gate-to-Source Voltage – Continuous                                                                                                                               | V <sub>GS</sub>                      | ±15        | V    |
| Drain Current<br>– Continuous @ T <sub>A</sub> = 25°C<br>– Single Pulse (t <sub>p</sub> = 10 μs) (Note 1)                                                         | I <sub>D</sub><br>I <sub>DM</sub>    | 2.6<br>10  | A    |
| Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1)                                                                                                          | P <sub>D</sub>                       | 1.69       | W    |
| Operating and Storage Temperature Range                                                                                                                           | T <sub>J</sub> , T <sub>stg</sub>    | –55 to 150 | °C   |
| Single Pulse Drain-to-Source Avalanche Energy<br>(V <sub>DD</sub> = 50 V, I <sub>D(pk)</sub> = 1.17 A, V <sub>GS</sub> = 10 V, L = 160 mH, R <sub>G</sub> = 25 Ω) | E <sub>AS</sub>                      | 110        | mJ   |
| Load Dump Voltage (V <sub>GS</sub> = 0 and 10 V, R <sub>I</sub> = 2.0 Ω, R <sub>L</sub> = 9.0 Ω, t <sub>d</sub> = 400 ms)                                         | V <sub>LD</sub>                      | 60         | V    |
| Thermal Resistance,<br>Junction-to-Ambient (Note 1)<br>Junction-to-Ambient (Note 2)                                                                               | R <sub>θJA</sub><br>R <sub>θJA</sub> | 74<br>169  | °C/W |
| Maximum Lead Temperature for Soldering<br>Purposes, 1/8" from Case for 10 Seconds                                                                                 | T <sub>L</sub>                       | 260        | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. When surface mounted to a FR4 board using 1" pad size, (Cu area 1.127 in<sup>2</sup>).
2. When surface mounted to a FR4 board using minimum recommended pad size, (Cu area 0.412 in<sup>2</sup>).




Figure 1. Voltage and Current Convention

# NCV8440, NCV8440A

## MOSFET ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
|----------------|--------|-----|-----|-----|------|
|----------------|--------|-----|-----|-----|------|

### OFF CHARACTERISTICS

|                                                                                                                                                                                                                                                                                   |               |            |                  |            |                                |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|------------|------------------|------------|--------------------------------|
| Drain-to-Source Breakdown Voltage (Note 3)<br>( $V_{GS} = 0\text{ V}$ , $I_D = 1.0\text{ mA}$ , $T_J = 25^\circ\text{C}$ )<br>( $V_{GS} = 0\text{ V}$ , $I_D = 1.0\text{ mA}$ , $T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$ ) (Note 4)<br>Temperature Coefficient (Negative) | $V_{(BR)DSS}$ | 52<br>50.8 | 55<br>54<br>-9.3 | 59<br>59.5 | V<br>V<br>mV/ $^\circ\text{C}$ |
| Zero Gate Voltage Drain Current<br>( $V_{DS} = 40\text{ V}$ , $V_{GS} = 0\text{ V}$ )<br>( $V_{DS} = 40\text{ V}$ , $V_{GS} = 0\text{ V}$ , $T_J = 125^\circ\text{C}$ ) (Note 4)                                                                                                  | $I_{DSS}$     |            |                  | 10<br>25   | $\mu\text{A}$                  |
| Gate-Body Leakage Current<br>( $V_{GS} = \pm 8\text{ V}$ , $V_{DS} = 0\text{ V}$ )<br>( $V_{GS} = \pm 14\text{ V}$ , $V_{DS} = 0\text{ V}$ )                                                                                                                                      | $I_{GSS}$     |            | $\pm 35$         | $\pm 10$   | $\mu\text{A}$                  |

### ON CHARACTERISTICS (Note 3)

|                                                                                                                                                                                                                |              |     |                  |                   |                           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|-----|------------------|-------------------|---------------------------|
| Gate Threshold Voltage (Note 3)<br>( $V_{DS} = V_{GS}$ , $I_D = 100\text{ }\mu\text{A}$ )<br>Threshold Temperature Coefficient (Negative)                                                                      | $V_{GS(th)}$ | 1.1 | 1.5<br>-4.1      | 1.9               | V<br>mV/ $^\circ\text{C}$ |
| Static Drain-to-Source On-Resistance (Note 3)<br>( $V_{GS} = 3.5\text{ V}$ , $I_D = 0.6\text{ A}$ )<br>( $V_{GS} = 4.0\text{ V}$ , $I_D = 1.5\text{ A}$ )<br>( $V_{GS} = 10\text{ V}$ , $I_D = 2.6\text{ A}$ ) | $R_{DS(on)}$ |     | 150<br>135<br>95 | 180<br>160<br>110 | m $\Omega$                |
| Forward Transconductance (Note 3) ( $V_{DS} = 15\text{ V}$ , $I_D = 2.6\text{ A}$ )                                                                                                                            | $g_{FS}$     |     | 3.8              |                   | Mhos                      |

### DYNAMIC CHARACTERISTICS

|                      |                                                                         |           |  |     |  |    |
|----------------------|-------------------------------------------------------------------------|-----------|--|-----|--|----|
| Input Capacitance    | $V_{DS} = 35\text{ V}$ , $V_{GS} = 0\text{ V}$ ,<br>$f = 10\text{ kHz}$ | $C_{iss}$ |  | 155 |  | pF |
| Output Capacitance   |                                                                         | $C_{oss}$ |  | 60  |  |    |
| Transfer Capacitance |                                                                         | $C_{rss}$ |  | 25  |  |    |
| Input Capacitance    | $V_{DS} = 25\text{ V}$ , $V_{GS} = 0\text{ V}$ ,<br>$f = 10\text{ kHz}$ | $C_{iss}$ |  | 170 |  | pF |
| Output Capacitance   |                                                                         | $C_{oss}$ |  | 70  |  |    |
| Transfer Capacitance |                                                                         | $C_{rss}$ |  | 30  |  |    |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Not subject to production testing.
- Switching characteristics are independent of operating junction temperatures.



# NCV8440, NCV8440A

## MOSFET ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

| Characteristic                            | Symbol       | Min | Typ  | Max | Unit |
|-------------------------------------------|--------------|-----|------|-----|------|
| <b>SWITCHING CHARACTERISTICS</b> (Note 5) |              |     |      |     |      |
| Turn-On Delay Time                        | $t_{d(on)}$  |     | 375  |     | ns   |
| Rise Time                                 | $t_r$        |     | 1525 |     |      |
| Turn-Off Delay Time                       | $t_{d(off)}$ |     | 1530 |     |      |
| Fall Time                                 | $t_f$        |     | 1160 |     |      |
| Turn-On Delay Time                        | $t_{d(on)}$  |     | 325  |     | ns   |
| Rise Time                                 | $t_r$        |     | 1275 |     |      |
| Turn-Off Delay Time                       | $t_{d(off)}$ |     | 1860 |     |      |
| Fall Time                                 | $t_f$        |     | 1150 |     |      |
| Turn-On Delay Time                        | $t_{d(on)}$  |     | 190  |     | ns   |
| Rise Time                                 | $t_r$        |     | 710  |     |      |
| Turn-Off Delay Time                       | $t_{d(off)}$ |     | 2220 |     |      |
| Fall Time                                 | $t_f$        |     | 1180 |     |      |
| Gate Charge                               | $Q_T$        |     | 4.5  |     | nC   |
|                                           | $Q_1$        |     | 0.9  |     |      |
|                                           | $Q_2$        |     | 2.6  |     |      |
| Gate Charge                               | $Q_T$        |     | 3.9  |     | nC   |
|                                           | $Q_1$        |     | 1.0  |     |      |
|                                           | $Q_2$        |     | 1.7  |     |      |

## SOURCE-DRAIN DIODE CHARACTERISTICS

|                                |                                                                                                                                   |          |  |              |     |               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|----------|--|--------------|-----|---------------|
| Forward On-Voltage             | $I_S = 2.6\text{ A}$ , $V_{GS} = 0\text{ V}$ (Note 3)<br>$I_S = 2.6\text{ A}$ , $V_{GS} = 0\text{ V}$ , $T_J = 125^\circ\text{C}$ | $V_{SD}$ |  | 0.81<br>0.66 | 1.5 | V             |
| Reverse Recovery Time          | $I_S = 1.5\text{ A}$ , $V_{GS} = 0\text{ V}$ ,<br>$di_S/dt = 100\text{ A}/\mu\text{s}$ (Note 3)                                   | $t_{rr}$ |  | 730          |     | ns            |
|                                |                                                                                                                                   | $t_a$    |  | 200          |     |               |
|                                |                                                                                                                                   | $t_b$    |  | 530          |     |               |
| Reverse Recovery Stored Charge |                                                                                                                                   | $Q_{RR}$ |  | 6.3          |     | $\mu\text{C}$ |

## ESD CHARACTERISTICS (Note 4)

|                                     |                        |     |      |  |  |   |
|-------------------------------------|------------------------|-----|------|--|--|---|
| Electro-Static Discharge Capability | Human Body Model (HBM) | ESD | 5000 |  |  | V |
|                                     | Machine Model (MM)     |     | 500  |  |  |   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Not subject to production testing.
- Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES




Figure 1. Single Pulse Maximum Switch-off Current vs. Load Inductance




Figure 2. Single Pulse Maximum Switching Energy vs. Load Inductance




Figure 3. On-State Output Characteristics




Figure 4. Transfer Characteristics




Figure 5.  $R_{DS(on)}$  vs. Gate-Source Voltage




Figure 6.  $R_{DS(on)}$  vs. Drain Current

TYPICAL PERFORMANCE CURVES




Figure 7. Normalized  $R_{DS(on)}$  vs. Temperature




Figure 8. Normalized Threshold Voltage vs. Temperature




Figure 9. Drain-to-Source Leakage Current




Figure 10. Source-Drain Diode Forward Characteristics




Figure 11. Capacitance Variation




Figure 12. Gate-to-Source Voltage vs. Total Gate Charge

TYPICAL PERFORMANCE CURVES




Figure 13. Resistive Load Switching Time vs. Gate-Source Voltage




Figure 14. Resistive Load Switching Time vs. Gate Resistance ( $V_{GS} = 5\text{ V}$ ,  $I_D = 2.6\text{ A}$ )




Figure 15. Resistive Load Switching Time vs. Gate Resistance ( $V_{GS} = 10\text{ V}$ ,  $I_D = 2.6\text{ A}$ )




Figure 16.  $R_{\theta JA}$  vs. Copper Area




Figure 17. Transient Thermal Resistance

## NCV8440, NCV8440A

### ORDERING INFORMATION

| Device        | Package              | Shipping†          |
|---------------|----------------------|--------------------|
| NCV8440STT1G  | SOT-223<br>(Pb-Free) | 1000 / Tape & Reel |
| NCV8440ASTT1G | SOT-223<br>(Pb-Free) | 1000 / Tape & Reel |
| NCV8440STT3G  | SOT-223<br>(Pb-Free) | 4000 / Tape & Reel |
| NCV8440ASTT3G | SOT-223<br>(Pb-Free) | 4000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






SCALE 1:1


SOT-223 (TO-261)  
CASE 318E-04  
ISSUE R

DATE 02 OCT 2018




TOP VIEW


$\oplus 0.10 \text{ (M)}$  C A B  
NOTE 5



SIDE VIEW



FRONT VIEW




DETAIL A

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
4. DATUMS A AND B ARE DETERMINED AT DATUM H.
5. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS b AND b1.

| MILLIMETERS |          |      |      |
|-------------|----------|------|------|
| DIM         | MIN.     | NOM. | MAX. |
| A           | 1.50     | 1.63 | 1.75 |
| A1          | 0.02     | 0.06 | 0.10 |
| b           | 0.60     | 0.75 | 0.89 |
| b1          | 2.90     | 3.06 | 3.20 |
| c           | 0.24     | 0.29 | 0.35 |
| D           | 6.30     | 6.50 | 6.70 |
| E           | 3.30     | 3.50 | 3.70 |
| e           | 2.30 BSC |      |      |
| L           | 0.20     | ---  | ---  |
| L1          | 1.50     | 1.75 | 2.00 |
| He          | 6.70     | 7.00 | 7.30 |
| $\theta$    | 0°       | ---  | 10°  |



RECOMMENDED MOUNTING  
FOOTPRINT

|                  |                  |                                                                                                                                                                                     |
|------------------|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DOCUMENT NUMBER: | 98ASB42680B      | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SOT-223 (TO-261) | PAGE 1 OF 2                                                                                                                                                                         |


onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**SOT-223 (TO-261)**  
**CASE 318E-04**  
**ISSUE R**

DATE 02 OCT 2018

|                                                                              |                                                                             |                                                                               |                                                                       |                                                                       |
|------------------------------------------------------------------------------|-----------------------------------------------------------------------------|-------------------------------------------------------------------------------|-----------------------------------------------------------------------|-----------------------------------------------------------------------|
| <b>STYLE 1:</b><br>PIN 1. BASE<br>2. COLLECTOR<br>3. EMITTER<br>4. COLLECTOR | <b>STYLE 2:</b><br>PIN 1. ANODE<br>2. CATHODE<br>3. NC<br>4. CATHODE        | <b>STYLE 3:</b><br>PIN 1. GATE<br>2. DRAIN<br>3. SOURCE<br>4. DRAIN           | <b>STYLE 4:</b><br>PIN 1. SOURCE<br>2. DRAIN<br>3. GATE<br>4. DRAIN   | <b>STYLE 5:</b><br>PIN 1. DRAIN<br>2. GATE<br>3. SOURCE<br>4. GATE    |
| <b>STYLE 6:</b><br>PIN 1. RETURN<br>2. INPUT<br>3. OUTPUT<br>4. INPUT        | <b>STYLE 7:</b><br>PIN 1. ANODE 1<br>2. CATHODE<br>3. ANODE 2<br>4. CATHODE | <b>STYLE 8:</b><br>CANCELLED                                                  | <b>STYLE 9:</b><br>PIN 1. INPUT<br>2. GROUND<br>3. LOGIC<br>4. GROUND | <b>STYLE 10:</b><br>PIN 1. CATHODE<br>2. ANODE<br>3. GATE<br>4. ANODE |
| <b>STYLE 11:</b><br>PIN 1. MT 1<br>2. MT 2<br>3. GATE<br>4. MT 2             | <b>STYLE 12:</b><br>PIN 1. INPUT<br>2. OUTPUT<br>3. NC<br>4. OUTPUT         | <b>STYLE 13:</b><br>PIN 1. GATE<br>2. COLLECTOR<br>3. EMITTER<br>4. COLLECTOR |                                                                       |                                                                       |

**GENERIC  
MARKING DIAGRAM\***



A = Assembly Location  
 Y = Year  
 W = Work Week  
 XXXXX = Specific Device Code  
 ▪ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

|                         |                         |                                                                                                                                                                                     |
|-------------------------|-------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98ASB42680B</b>      | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>SOT-223 (TO-261)</b> | <b>PAGE 2 OF 2</b>                                                                                                                                                                  |

**onsemi** and **Onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)