Skip to content

Search results for “TLC3574”

Products

TLC3574IDWR

Texas Instruments
Low stock

The TLC3574IDWR from Texas Instruments is a 14-bit SAR analog-to-digital converter (ADC) in a 20-SOIC package.

View full details

TLC3574IDW

Texas Instruments
Low stock

The TLC3574IDW from Texas Instruments is a 14-bit SAR analog-to-digital converter (ADC) with 2, 4 inputs and 1 SAR, in a 20-SOIC package.

View full details

TLC3574IPW

Texas Instruments
In stock

The TLC3574IPW from Texas Instruments is a 14-bit SAR analog-to-digital converter (ADC) with 2, 4 inputs and 1 SAR, in a 20-TSSOP package.

View full details

TLC3574IDWG4

Texas Instruments
Low stock

The TLC3574IDWG4 from Texas Instruments is a 14-bit analog-to-digital converter (ADC) with 2 and 4 inputs and 1 SAR, in a 20-SOIC package.

View full details

TLC3574IN

Texas Instruments
In stock

The TLC3574IN from Texas Instruments is a 14-bit SAR analog-to-digital converter (ADC) with serial access.

View full details

TLC3578IPW

Texas Instruments
Low stock

TLC3578IPW from Texas Instruments is a Integrated Circuit Serial out, low power with built-in conversion clock & 8x FIFO, 8-channel, ±1 LSB INL - Precision ADCs. The TLC3574, TLC3578, TLC2574, and TLC2578 are a family of high-performance, low-power, CMOS analog-to-digital converters (ADC). TLC3574/78 is a 14-bit ADC; TLC2574/78 is a 12-bit ADC. All parts operate from single 5-V analog power supply and 3-V to 5-V digital supply. The serial interface consists of four digital input [chip select (CS), frame sync (FS), serial input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). CS (works as SS, slave select), SDI, SDO and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form DSP interface. The frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters connect to one serial port of a DSP, CS works as the chip select to allow the host DSP to access the individual converter. CS can be tied to ground if only one converter is used. FS must be tied to DV DD if it is not used (such as in an SPI interface). When SDI is tied to DV DD, the device is set in hardware default mode after power on and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and CS or FS) are needed to interface with the host. In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK (normal sampling) or can be controlled by a special pin, CSTART, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among high-performance signal processors. The TLC3574/78 and TLC2574/78 are designed to operate with low-power consumption. The power saving feature is further enhanced with autopower-down mode and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3574/78 and TLC2574/78 are specified with bipolar input and a full scale range of ±10 V.

View full details

Top Manufactures

Compare products

{"one"=>"Select 2 to 5 items to compare", "other"=>"{{ count }} of 5 items selected"}

Select first item to compare

Select second item to compare

Select third item to compare

Compare