Search results for “TSB12”

TSB12LV42PZ from Texas Instruments is a IC LINK LAYER HP 3.3V 100LQFP

TSB12LV01APZ from Texas Instruments is a IC HP 3.3V LINK LAYER 100LQFP

TSB12LV32IPZ from Texas Instruments is a IC GP LINK LAYER CNTRLR 100LQFP

TSB12LV32TPZEP from Texas Instruments is a IC GP LINK LAYER CTRLR 100LQFP

TSB12C01AMWNB from Texas Instruments is a SERIAL I/O CONTROLLER

TSB12LV21BPGF from Texas Instruments is a IC CONTROLLER ETHERNET 176LQFP

TSB12LV32PZG4 from Texas Instruments is a IC GP LINK LAYER CTRLR 100LQFP

TSB12LV32PZ from Texas Instruments is a IC GP LINK LAYER CNTRLR 100LQFP

TSB12LV01BPZT from Texas Instruments is a Integrated Circuit High performance 1394 3.3-V link layer for telecom, embedded & industrial app.,32-bit i/f, 2kb FIFO - Other interfaces. The TSB12LV01B is an IEEE 1394-1995 standard (from now on referred to only as 1394) high-speed serial-bus link-layer controller that allows for easy integration into an I/O subsystem. The TSB12LV01B provides a high-performance IEEE 1394-1995 interface with the capability of transferring data between the 32-bit host bus, the 1394 PHY-link interface, and external devices connected to the local bus interface. The 1394 PHY-link interface provides the connection to the 1394 physical (PHY) layer device and is supported by the link-layer controller (LLC). The LLC provides the control for transmitting and receiving 1394 packet data between the FIFO and PHY-link interface at rates of 100 Mbits/s, 200 Mbits/s, and 400 Mbits/s. The TSB12LV01B transmits and receives correctly-formatted 1394 packets and generates and inspects the 32-bit cyclic redundancy check (CRC). The TSB12LV01B is capable of being cycle master and supports reception of isochronous data on two channels. TSB12LV01B has a generic 32-bit host bus interface, which will connect to most 32-bit hosts. The LLC also provides the capability to receive status from the physical layer device and to access the physical layer control and status registers by the application software. An internal 2K-byte memory is provided that can be configured as multiple variable-size FIFOs and eliminates the need for external FIFOs. Separate FIFOs can be user configured to support general 1394 receive, asynchronous transmit, and isochronous transmit transfer operations. These functions are accomplished by appropriately sizing the general receive FIFO (GRF), asynchronous transmit FIFO (ATF), and isochronous transmit FIFO (ITF). The TSB12LV01B is a revision of the TSB12LV01A, with feature enhancements and corrections. It is pin for pin compatible with the TSB12LV01A with the restrictions noted below. It is also software compatible with the extensions noted below. All errata items to the TSB12LV01A have been fixed, and the following feature enhancements have been made: Two new internal registers have been added at CFR address 40h and 44h. The Host Bus Control Register at 40h and the Mux Control Register @44h are described in section 3.2. Three programmable general-purpose output pins have been added. A detailed description is provided in section 1.3. Several pin changes have been made. Refer to TSB12LV01A to TSB12LV01B Transition Document, TI literature number SLLA081 dated May 2000. However, there are three restrictions that were not present in the TSB12LV01A device: The TSB12LV01B may only operate with a 50 MHz host-interface clock (BCLK) if the duty cycle is less than 5% away from the 50-50 point, (i.e., the duty cycle must be within 45-55% inclusive). A 40-60% duty cycle clock is acceptable for host clock frequencies at or below 47 MHz. The TSB12LV01B does not have bus holder cells on the PHY-link interface. As a result of removing the bus holder cells, the ISO pin (pin 69) was replaced with a Vcc pin on the TSB12LV01B. This document is not intended to serve as a tutorial on 1394; users are referred to the IEEE 1394-1995 serial bus standard for detailed information regarding the 1394 high-speed serial bus.

TSB12LV21BIPGF from Texas Instruments is a SERIAL I/O CONTROLLER

TSB12LV26TPZEP from Texas Instruments is a IC IEEE 1394 HOST CTRLR 100LQFP

TSB12LV26PZT from Texas Instruments is a Integrated Circuit OHCI-Lynx PCI-based IEEE 1394 host controller - Other interfaces. The Texas Instruments TSB12LV26 device is a PCI-to-1394 host controller compliant with the PCI Local Bus Specification, PCI Bus Power Management Interface Specification, IEEE Std 1394-1995, and 1394 Open Host Controller Interface Specification. The chip provides the IEEE 1394 link function and is compatible with 100M bits/s, 200M bits/s, and 400M bits/s serial bus data rates. As required by the 1394 Open Host Controller Interface Specification (OHCI) and IEEE Std 1394a-2000, internal control registers are memory-mapped and nonprefetchable. The PCI configuration header is accessed through configuration cycles specified by PCI and provides plug-and-play (PnP) compatibility. Furthermore, the TSB12LV26 device is compliant with the PCI Bus Power Management Interface Specification, per the PC 99 Design Guide requirements. TSB12LV26 device supports the D0, D2, and D3 power states. The TSB12LV26 design provides PCI bus master bursting and is capable of transferring a cacheline of data at 132M bytes/s after connection to the memory controller. Since PCI latency can be large, deep FIFOs are provided to buffer 1394 data. The TSB12LV26 device provides physical write posting buffers and a highly-tuned physical data path for SBP-2 performance. The TSB12LV26 device also provides multiple isochronous contexts, multiple cacheline burst transfers, advanced internal arbitration, and bus-holding buffers on the PHY/link interface. An advanced CMOS process achieves low power consumption and allows the TSB12LV26 device to operate at PCI clock rates up to 33 MHz.

TSB12LV21AMPGF from Texas Instruments is a LAN CONTROLLER

TSB12LV21BMPGFEP from Texas Instruments is a Integrated Circuit 3.3V PCI LINK LAYER 176-PQFP