Universal Bus Functions
Universal Bus Functions
74ALVC162836APA
IDT, Integrated Device Technology IncThe 74ALVC162836APA from IDT, Integrated Device Technology Inc is a bus driver in the ALVC/VCX/A series.
View full detailsIDT74FCT162501NCTPF
IDT, Integrated Device Technology IncThe IDT74FCT162501NCTPF from IDT, Integrated Device Technology Inc is an 18-bit registered transceiver Integrated Circuit.
View full details74FCT16500NBCTPV
IDT, Integrated Device Technology IncThe 74FCT16500NBCTPV from IDT, Integrated Device Technology Inc is a 16-bit translator Integrated Circuit operating between 3.3 V and 5 V.
View full details74ALVT16601DGG,118
Nexperia USA Inc.The 74ALVT16601DGG,118 from Nexperia USA Inc. is an 18-bit universal bus transceiver with registered bus operation (ALVT) in a 56-TSSOP package.
View full details74ALVC16334APV
IDT, Integrated Device Technology IncThe 74ALVC16334APV from IDT, Integrated Device Technology Inc is a 16-bit registered driver Integrated Circuit.
View full detailsSNJ54ABTH32316HT
Texas InstrumentsSNJ54ABTH32316HT from Texas Instruments is a 16-bit tri-port universal bus exchangers - General-purpose transceivers. The 'ABTH32316 consist of three 16-bit registered input/output (I/O) ports. These registers combine D-type latches and flip-flops to allow data flow in transparent, latch, and clock modes. Data from one input port can be exchanged to one or more of the other ports. Because of the universal storage element, multiple combinations of real-time and stored data can be exchanged among the three ports. Data flow in each direction is controlled by the output-enable (OEA, OEB, and OEC), select-control (SELA, SELB, and SELC), latch-enable (LEA, LEB, and LEC), and clock (CLKA, CLKB, and CLKC) inputs. The A data register operates in the transparent mode when LEA is high. When LEA is low, data is latched if CLKA is held at a high or low logic level. If LEA and clock-enable A (CLKENA) are low, data is stored on the low-to-high transition of CLKA. Output data selection is accomplished by the select-control pins. All three ports have active-low output enables, so when the output-enable input is low, the outputs are active; when the output-enable input is high, the outputs are in the high-impedance state. When V CC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to V CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. The SN54ABTH32316 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH32316 is characterized for operation from -40°C to 85°C.
View full detailsSN74ALVCH162601DGG
Texas InstrumentsThe SN74ALVCH162601DGG from Texas Instruments is a universal bus function Integrated Circuit.
View full details74LVC16901AXBPA
IDT, Integrated Device Technology IncThe 74LVC16901AXBPA from IDT, Integrated Device Technology Inc is a universal bus function logic Integrated Circuit from the LVC series.
View full detailsCD74FCT162501CTSM96
Harris CorporationThe CD74FCT162501CTSM96 from Harris Corporation is a non-inverting transceiver Integrated Circuit rated at 5.5 V, in a 56-SSOP package.
View full details74LVCR16501PV
IDT, Integrated Device Technology IncThe 74LVCR16501PV from IDT, Integrated Device Technology Inc is an 18-bit registered transceiver operating at 3.3 V.
View full details